поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8951L датащи(PDF) 22 Page - Wolfson Microelectronics plc

номер детали WM8951L
подробное описание детали  Stereo ADC with Microphone Input and Clock Generator
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8951L датащи(HTML) 22 Page - Wolfson Microelectronics plc

Back Button WM8951L Datasheet HTML 18Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 19Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 20Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 21Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 22Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 23Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 24Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 25Page - Wolfson Microelectronics plc WM8951L Datasheet HTML 26Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 42 page
background image
WM8951L
Production Data
w
PD Rev 4.1 December 2007
22
The digital audio interface takes the data from the internal ADC digital filter and places it on the
ADCDAT output. ADCDAT is the formatted digital audio data stream output from the ADC digital
filters with left and right channels multiplexed together. ADCLRC is an alignment clock that controls
whether Left or Right channel data is present on the ADCDAT lines. ADCDAT and ADCLRC are
synchronous with the BCLK signal with each data bit transition signified by a BCLK high to low
transition. BCLK maybe an input or an output dependent on whether the device is in master or slave
mode. Refer to the MASTER/SLAVE OPERATION section
There are four digital audio interface formats accommodated by the WM8951L. These are shown in
the figures below. Refer to the Electrical Characteristic section for timing information.
Left Justified mode is where the MSB is available on the first rising edge of BCLK following a ADCLR
transition.
Figure 17 Left Justified Mode
I
2S mode is where the MSB is available on the 2nd rising edge of BCLK following an ADCLRC
transition.
Figure 18 I2S Mode
Right Justified mode is where the LSB is available on the rising edge of BCLK preceding a ADCLRC
transition, yet MSB is still transmitted first.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com