MSC8103 datasheet(40/104 Pages) FREESCALE

40 / 104 page

MSC8103 Network Digital Signal Processor, Rev. 11

1-36

Freescale Semiconductor

Signals/Connections

1.7 JTAG Test Access Port Signals

The MSC8103 supports the standard set of Test Access Port (TAP) signals defined by IEEE 1149.1 Standard Test

Access Port and Boundary-Scan Architecture specification and described in Table 1-11.

1.8 Reserved Signals

Table 1-11.

JTAG Test Access Port Signals

Signal Name

Type

Signal Description

TCK

Input

Test Clock

A test clock signal for synchronizing JTAG test logic.

TDI

Input

Test Data Input

A test data serial signal for test instructions and data. TDI is sampled on the rising edge of TCK and

has an internal pull-up resistor.

TDO

Output

Test Data Output

A test data serial signal for test instructions and data. TDO can be tri-stated. The signal is actively

driven in the shift-IR and shift-DR controller states and changes on the falling edge of TCK.

TMS

Input

Test Mode Select

Sequences the test controller’s state machine, is sampled on the rising edge of TCK, and has an

internal pull-up resistor.

TRST

Input

Test Reset

Asynchronously initializes the test controller, has an internal pull-up resistor, and must be asserted

after power up.

Table 1-12.

Reserved Signals

Signal Name

Type

Signal Description

TEST

Input

Test

Used for manufacturing testing. You must connect this input to GND.

THERM[1–2]

—

Leave disconnected.

SPARE1, 5

—

Spare Pins

Leave disconnected for backward compatibility with future revisions of this device.

MSC8103 датащи(PDF) 40 Page - Freescale Semiconductor, Inc

MSC8103 датащи(HTML) 40 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL