поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST7FOXK2 датащи(PDF) 197 Page - STMicroelectronics

номер детали ST7FOXK2
подробное описание детали  8-bit MCU with single voltage Flash memory, SPI, I²C, ADC, timers
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7FOXK2 датащи(HTML) 197 Page - STMicroelectronics

Back Button ST7FOXK2 Datasheet HTML 193Page - STMicroelectronics ST7FOXK2 Datasheet HTML 194Page - STMicroelectronics ST7FOXK2 Datasheet HTML 195Page - STMicroelectronics ST7FOXK2 Datasheet HTML 196Page - STMicroelectronics ST7FOXK2 Datasheet HTML 197Page - STMicroelectronics ST7FOXK2 Datasheet HTML 198Page - STMicroelectronics ST7FOXK2 Datasheet HTML 199Page - STMicroelectronics ST7FOXK2 Datasheet HTML 200Page - STMicroelectronics ST7FOXK2 Datasheet HTML 201Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 226 page
background image
ST7FOXF1, ST7FOXK1, ST7FOXK2
Electrical characteristics
197/226
Figure 85.
SPI master timing diagram
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends of the I/O port
configuration.
12.6
Clock and timing characteristics
Subject to general operating conditions for VDD, fOSC, and TA.
SS INPUT
CPHA = 0
MOSI OUTPUT
MISO INPUT
CPHA = 0
CPHA = 1
CPHA = 1
tc(SCK)
tw(SCKH)
tw(SCKL)
th(MI)
tsu(MI)
MSB IN
MSB OUT
BIT6 IN
BIT6 OUT
LSB OUT
LSB IN
See note 2
Seenote2
CPOL = 0
CPOL = 1
CPOL = 0
CPOL = 1
tr(SCK)
tf(SCK)
th(MO)
tv(MO)
Table 77.
General timings
Symbol
Parameter(1)
1.
Guaranteed by Design. Not tested in production.
Conditions
Min
Typ(2)
2.
Data based on typical application software.
Max
Unit
tc(INST)
Instruction cycle time
fCPU = 8 MHz
23
12
tCPU
250
375
1500
ns
tv(IT)
Interrupt reaction time(3)
tv(IT) = ∆tc(INST) + 10
3.
Time measured between interrupt event and interrupt vector fetch.
∆t
c(INST) is the number of tCPU cycles
needed to finish the current instruction execution.
fCPU = 8 MHz
10
22
tCPU
1.25
2.75
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com