поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8309CVMADFC датащи(PDF) 14 Page - NXP Semiconductors

номер детали MPC8309CVMADFC
подробное описание детали  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

MPC8309CVMADFC датащи(HTML) 14 Page - NXP Semiconductors

Back Button MPC8309CVMADFC Datasheet HTML 10Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 11Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 12Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 13Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 14Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 15Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 16Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 17Page - NXP Semiconductors MPC8309CVMADFC Datasheet HTML 18Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 81 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3
14
Freescale Semiconductor
DDR2 SDRAM
The following table provides the PLL lock times.
5.1
Reset Signals DC Electrical Characteristics
The following table provides the DC electrical characteristics for the MPC8309 reset signals mentioned in
Table 9.
6DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR2 SDRAM interface of the
MPC8309. Note that DDR2 SDRAM is GVDD(typ) = 1.8 V.
6.1
DDR2 SDRAM DC Electrical Characteristics
The following table provides the recommended operating conditions for the DDR2 SDRAM component(s)
of the MPC8309 when GVDD(typ) = 1.8 V.
The following table provides the DDR2 capacitance when GVDD(typ) = 1.8 V.
Input setup time for POR configuration signals
(CFG_RESET_SOURCE[0:3]) with respect to negation of PORESET
4—
tSYS_CLK_IN
1, 2
Input hold time for POR config signals with respect to negation of
HRESET
0
ns
1, 2
Notes:
1. tSYS_CLK_IN is the clock period of the input clock applied to SYS_CLK_IN. For more details, see the MPC8309 PowerQUICC
II Pro Integrated Communications Processor Family Reference Manual
.
2. POR configuration signals consist of CFG_RESET_SOURCE[0:3].
Table 10. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Note
PLL lock times
100
s—
Table 11. Reset Signals DC Electrical Characteristics
Characteristic
Symbol
Condition
Min
Max
Unit
Note
Output high voltage
VOH
IOH = –6.0 mA
2.4
V
1
Output low voltage
VOL
IOL = 6.0 mA
0.5
V
1
Output low voltage
VOL
IOL = 3.2 mA
0.4
V
1
Input high voltage
VIH
—2.0
OVDD +0.3
V
1
Input low voltage
VIL
—–0.3
0.8
V
Input current
IIN
0 V
 VIN  OVDD
±5
A—
Note:
1. This specification applies when operating from 3.3 V supply.
Table 9. RESET Initialization Timing Specifications (continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com