Nexperia

PDTC143/114/124/144EQB-Q series

50 V, 100 mA NPN resistor-equipped transistors

8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Tamb = 25 °C unless otherwise specified.

Symbol

Parameter

Conditions

Min

Max

Unit

VCBO

collector-base voltage

open emitter

-

50

V

VCEO

collector-emitter voltage

open base

-

50

V

VEBO

emitter-base voltage

open collector

-

10

V

input voltage

PDTC143EQB-Q

-10

+30

V

PDTC114EQB-Q

-10

+40

V

PDTC124EQB-Q

-10

+40

V

VI

PDTC144EQB-Q

-10

+40

V

IO

output current

-

100

mA

[1] -

340

mW

Ptot

total power dissipation

Tamb ≤ 25 °C

[2] -

420

mW

Tj

junction temperature

-

150

°C

Tamb

ambient temperature

-55

150

°C

Tstg

storage temperature

-65

150

°C

[1] Device mounted on an FR4 Printed-Circuit-Board (PCB); single-sided; 35 µm copper; tin-plated and standard footprint.

[2] Device mounted on an FR4 PCB; single-sided; 70 µm copper; tin-plated and standard footprint.

Tamb (°C)

-75

175

125

25

75

-25

aaa-030584

200

300

100

400

500

Ptot

(mW)

0

(1)

(2)

(1) FR4 PCB; single-sided; 70 µm copper; standard footprint

(2) FR4 PCB; single-sided; 35 µm copper; standard footprint

Fig. 1. Power derating curves

PDTC143_114_124_144EQB-Q_SER

All information provided in this document is subject to legal disclaimers.

©

Nexperia B.V. 2021. All rights reserved

Product data sheet

Rev. 1 — 1 October 2021

3 / 18