поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

FS2101 датащи(PDF) 22 Page - Agilent(Hewlett-Packard)

номер детали FS2101
подробное описание детали  LOCAL BUS
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HP [Agilent(Hewlett-Packard)]
домашняя страница  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

FS2101 датащи(HTML) 22 Page - Agilent(Hewlett-Packard)

Back Button FS2101 Datasheet HTML 18Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 19Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 20Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 21Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 22Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 23Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 24Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 25Page - Agilent(Hewlett-Packard) FS2101 Datasheet HTML 26Page - Agilent(Hewlett-Packard) Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 48 page
background image
22
being transmitted on the PCI bus.
IDLE_L - Idle cycle
True when the bus is IDLE. False when
the bus is busy.
DVALID_L - Data Valid
True when data is being transferred on
the PCI bus.
WINITI_L - Master Initiated
Wait State
True when a wait state is being initiated
by the master
WTARGET_L - Target
Initiated Wait State
True when a wait state is being initiated
by the target
RETRY_L - Retry
True when a retry condition has been
detected on the PCI bus
TABORT_L - Target Abort
True when a Target Abort condition has
been detected on the PCI bus. This
signal is true for one clock bit.
WNODEV_L - Wait state
caused by no assertion of
DEVSEL#
True when a wait state has been
caused by no assertion of DEVSEL#.
GNT_L - The Grant signal for
that slot
In State Mode this signal is latched and
held until end of transaction. Useful as
a store qualifier.
In timing mode the GNT# from the PCI
bus is passed through to the logic
analyzer.
L_CMD - The latched
command lines
The C/BE signals latched during the
command /address phase and held until
end of transaction.
AVALID_L - Address Valid
True on the first assertion of FRAME#
and the rising edge of the PCI clock.
True for one cycle except on Dual
Address cycles when it is true for two
cycles.
Parity checking is only available in STATE Mode and is controlled
by the PARITY ON
switch on the front panel.
The parity
generation is done by the IDT 162511 latching buffers. Only data
parity is generated and then checked against the data parity that
is transferred on the bus. If they are not the same then the signal
CPERR_L will be asserted on the cycle that the parity is valid.
This signal will remain valid for one clock tic.
The Data Parity
Checking Logic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com