 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
LLCC68 датащи(PDF) 18 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
LLCC68 датащи(HTML) 18 Page - Semtech Corporation |
|
|
18 / 111 page  LLCC68 Data Sheet Rev. 1.1 DS.LLCC68.W.APP Dec 2024 18 of 111 Semtech LLCC68 www.semtech.com 3.5.2 General Specifications Table 3-7: General Specifications Symbol Description Conditions Min Typ Max Unit FR Synthesizer frequency range 150 - 960 MHz FSTEP Synthesizer frequency step Bit 2 of TxModulation = 1 (main use) Bit 2 of TxModulation = 0 (see Section 15.) - - 0.95 122 - - Hz Hz PHN1 2 1. Phase Noise specifications are given for the recommended PLL BW to be used for the specific modulation/BR, optimized settings may be used for specific applications. 2. Phase Noise is not constant over frequency, due to the topology of the PLL, for two frequencies close to each other, the phase noise could change significantly. Synthesizer phase noise (for 868 / 915MHz) 1kHz offset 10kHz offset 100kHz offset 1MHz offset 10MHz offset - - - - - -75 -95 -100 -120 -135 - - - - - dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz TS_FS Synthesizer wake-up time From STDBY_XOSC mode - 40 - s TS_OSC Crystal oscillator wake-up time from STDBY_RC3 3. Wake-up time till crystal oscillator frequency is within +/- 10ppm. - 150 - s OSC_TRM Crystal oscillator trimming range for crystal frequency error compensation 4 4. OSC_TRIM is the available trimming range to compensate for crystal initial frequency error and to allow crystal temperature compensation implementation; the total available trimming range is higher and allows the compensation for all IC process variations. +/-15 +/-30 - ppm BR_F Bit rate, FSK Programmable Minimum modulation index is 0.5 0.6 - 500 5 kb/s FDA Frequency deviation, FSK Programmable 0.6 - 300 kHz BR_L Bit rate LoRa Min. for SF9, BW_L = 125kHz Max. for SF5, BW_L = 500kHz 1.76 - 62.5 6 kb/s BW_L Signal BW, LoRa Programmable 125 - 500 6 kHz SF Spreading factor for LoRa Programmable, chips/symbol = 2^SF 5 - 97 108 119 - VTCXO Regulated voltage range for TCXO voltage supply Min/Max values in typical conditions, Typ value for default setting VDDop > VTCXO + 200mV 1.6 1.7 3.3 V ILTCXO Load current for TCXO regulator - 1.5 4 mA TSVTCXO Start-up time for TCXO regulator From enable to regulated voltage within 25mV from target - - 100 s IDDTCXO Current consumption of the TCXO regulator Quiescent current Relative to load current - - - 1 70 2 A % ATCXO Amplitude voltage for external TCXO applied to XTA pin Provided through a 220 resistor in series with a 10pF capacitance. See Section 4.1.4 "TCXO Control Block" on page 24 0.2 0.6 1.2 Vpk-pk |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
