поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LP5024 датащи(PDF) 20 Page - Texas Instruments

номер детали LP5024
подробное описание детали  LP50xx 18-, 24-Channel, 12-Bit, PWM Ultralow-Quiescent-Current, I2C RGB LED Drivers
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

LP5024 датащи(HTML) 20 Page - Texas Instruments

Back Button LP5024 Datasheet HTML 16Page - Texas Instruments LP5024 Datasheet HTML 17Page - Texas Instruments LP5024 Datasheet HTML 18Page - Texas Instruments LP5024 Datasheet HTML 19Page - Texas Instruments LP5024 Datasheet HTML 20Page - Texas Instruments LP5024 Datasheet HTML 21Page - Texas Instruments LP5024 Datasheet HTML 22Page - Texas Instruments LP5024 Datasheet HTML 23Page - Texas Instruments LP5024 Datasheet HTML 24Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 59 page
background image
After the START condition, the bus master sends a chip address. This address is seven bits long followed by
an eighth bit which is a data direction bit (READ or WRITE). For the eighth bit, a 0 indicates a WRITE, and a 1
indicates a READ. The second byte selects the register to which the data is written. The third byte contains data
to write to the selected register.
Figure 7-10. Acknowledge and Not Acknowledge on I2C Bus
7.5.1.4 I2C Slave Addressing
The device slave address is defined by connecting GND or VCC to the ADDR0 and ADDR1 pins. A total of four
independent slave addresses can be realized by combinations when GND or VCC is connected to the ADDR0
and ADDR1 pins (see Table 7-2 and Table 7-3).
The device responds to a broadcast slave address regardless of the setting of the ADDR0 and ADDR1 pins.
Global writes to the broadcast address can be used for configuring all devices simultaneously. The device
supports global read using a broadcast address; however, the data read is only valid if all devices on the I2C bus
contain the same value in the addressed register.
Table 7-2. Slave-Address Combinations
ADDR1
ADDR0
SLAVE ADDRESS
INDEPENDENT
BROADCAST
GND
GND
010 1000
011 1100
GND
VCC
010 1001
VCC
GND
010 1010
VCC
VCC
010 1011
Table 7-3. Chip Address
SLAVE ADDRESS
R/ W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Independent
0
1
0
1
0
ADDR1
ADDR0
1 or 0
Broadcast
0
1
1
1
1
0
0
1 or 0
7.5.1.5 Control-Register Write Cycle
• The master device generates a start condition.
• The master device sends the slave address (7 bits) and the data direction bit (R/ W = 0).
• The slave device sends an acknowledge signal if the slave address is correct.
• The master device sends the control register address (8 bits).
• The slave device sends an acknowledge signal.
LP5018, LP5024
SLVSEB8C – OCTOBER 2018 – REVISED JULY 2024
www.ti.com
20
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: LP5018 LP5024



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com