TLV3541IDBVT datasheet(22/45 Pages) TI2

22 / 45 page

N/C

±IN

+IN

V±

V+

OUTPUT

N/C

VS+

GND

VS±

GND

Ground (GND) plane on another layer.

VOUT

VIN

GND

Run the input traces

as far away from

the supply lines

as possible.

Use a low-ESR, ceramic

bypass capacitor.

Place components

close to the device and

to each other to reduce

parasitic errors.

VIN

VOUT

(Schematic Representation)

Use a low-ESR,

ceramic bypass

capacitor.

TLV3541, TLV3542, TLV3544

SBOS756 – OCTOBER 2016

www.ti.com

Product Folder Links: TLV3541 TLV3542 TLV3544

Submit Documentation Feedback

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

•

Noise propagates into analog circuitry through the power pins of the circuit as a whole and the

operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance

power sources local to the analog circuitry.

–

Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as

close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-

supply applications.

•

Separate grounding for analog and digital portions of the circuitry is one of the simplest and most

effective methods of noise suppression. One or more layers on multilayer PCBs are typically devoted to

ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to

physically separate digital and analog grounds, paying attention to the flow of the ground current.

•

To reduce parasitic coupling, run the input traces as far away from the supply or output traces as

possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much

better than crossing in parallel with the noisy trace.

•

Place the external components as close to the device as possible. Keep RF and RG close to the inverting

input to minimize parasitic capacitance, as shown in Figure 33.

•

Keep the length of input traces as short as possible. Always remember that the input traces are the most

sensitive part of the circuit.

•

Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly

reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example

Figure 33. Operational Amplifier Board Layout for Noninverting Configuration

TLV3541IDBVT датащи(PDF) 22 Page - Texas Instruments

TLV3541IDBVT датащи(HTML) 22 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

датащи скачать

ссылки URL