TDP2004 datasheet(3/34 Pages) TI2

3 / 34 page

4 Pin Configuration and Functions

Thermal

pad

GND

SEL

DONEn

GND

READ_ENn

EQ0/ADDR0

EQ1/ADDR1

MODE

TEST/SCL

GAIN/SDA

GND

Not to scale

Figure 4-1. RGF Package, 40-Pin VQFN (Top View)

Table 4-1. Pin Functions

TYPE(1)

DESCRIPTION

NAME

NO.

DONEn

O, 3.3V open

drain

In SMBus/I2C Controller mode:

Indicates the completion of a valid EEPROM register load operation. External pullup

resistor such as 4.7kΩ required for operation.

High: External EEPROM load failed or incomplete

Low: External EEPROM load successful and complete

In SMBus/I2C Target/Pin mode:

This output is High-Z. The pin can be left floating.

MODE

I, 5-level

Sets device control configuration modes. 5-level IO pin as provided in Table 6-3. The

pin can be exercised at device power up or in normal operation mode.

L0: Pin mode – device control configuration is done solely by strap pins.

L1: SMBus/I2C Controller mode – device control configuration is read from external

EEPROM. When the TDP2004-Q1 finishes reading from the EEPROM successfully,

Don En pin is pulled LOW. SMBus/I2C Target operation is available in this mode

before, during or after EEPROM reading. Note: during EEPROM reading if the external

SMBus/I2C Controller wants to access TDP2004-Q1 registers, the external controller

must support arbitration.

L2: SMBus/I2C Target mode – device control configuration is done by an external

controller with SMBus/I2C Controller.

L3 and L4 (Float): RESERVED – TI internal test modes.

EQ0 / ADDR0

I, 5-level

In Pin mode:

Sets receiver linear equalization (CTLE) boost for channels 0-3 as provided in Table

6-1. These pins are sampled at device power up only.

In SMBus/I2C mode:

Sets SMBus / I2C Target address as provided in Table 6-4. These pins are sampled at

device power up only.

EQ1 / ADDR1

I, 5-level

GAIN / SDA

I, 5-level / I/O,

3.3V

LVCMOS,

open drain

In Pin mode:

Flat gain (DC and AC) from the input to the output of the device for channels 0-3. The

pin is sampled at device power up only.

In SMBus/I2C mode:

3.3V SMBus/I2C data. External 1kΩ to 5kΩ pullup resistor is required as per SMBus /

I2C interface standard.

www.ti.com

TDP2004-Q1

SNLS787 – SEPTEMBER 2025

Submit Document Feedback

Product Folder Links: TDP2004-Q1

TDP2004 датащи(PDF) 3 Page - Texas Instruments

TDP2004 датащи(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

датащи скачать

ссылки URL