STM32F031X4 datasheet(45/106 Pages) STMICROELECTRONICS

45 / 106 page

DocID025743 Rev 6

45/106

STM32F031x4 STM32F031x6

Electrical characteristics

IDD

Supply

current in

Sleep

mode

HSE

bypass,

PLL on

48 MHz 10.7 11.7(2)

11.9

12.5(2)

2.4

2.6(2)

2.7

2.9(2)

32 MHz 7.1

7.8

8.1

8.2

1.6

1.7

1.9

24 MHz 5.5

6.3

6.4

1.3

1.4

1.5

HSE

bypass,

PLL off

8 MHz

1.8

2.0

2.1

0.4

0.5

1 MHz

0.2

0.5

0.1

HSI clock,

PLL on

48 MHz 10.8

11.9

12.1

12.6

2.4

2.7

2.9

32 MHz 7.3

8.0

8.4

8.5

1.7

1.9

2.0

24 MHz 5.5

6.2

6.5

1.3

1.5

1.6

HSI clock,

PLL off

8 MHz

1.9

2.2

2.3

2.4

0.5

0.6

1. Data based on characterization results, not tested in production unless otherwise specified.

2. Data based on characterization results and tested in production (using one common test limit for sum of IDD and IDDA).

Table 23. Typical and maximum current consumption from VDD at 3.6 V (continued)

Symbol Parameter Conditions

fHCLK

All peripherals enabled

All peripherals disabled

Unit

Typ

Max @ TA(1)

Typ

Max @ TA(1)

25 °C 85 °C

105 °C

25 °C 85 °C 105 °C

Table 24. Typical and maximum current consumption from the VDDA supply

Symbol Parameter

Conditions

(1)

fHCLK

VDDA = 2.4 V

VDDA = 3.6 V

Unit

Typ

Max @ TA

(2)

Typ

Max @ TA

(2)

25 °C

85 °C

105 °C

25 °C

85 °C

105 °C

IDDA

Supply

current in

Run or

Sleep

mode,

code

executing

from Flash

memory or

RAM

HSE

bypass,

PLL on

48 MHz

150

170(3)

178

182(3)

164

183(3)

195

198(3)

µA

32 MHz

104

121

126

128

113

129

135

138

24 MHz

100

103

102

106

108

HSE

bypass,

PLL off

8 MHz

2.0

2.7

3.1

3.3

3.5

3.8

4.1

4.4

1 MHz

2.0

2.7

3.1

3.3

3.5

3.8

4.1

4.4

HSI clock,

PLL on

48 MHz

220

240

248

252

244

263

275

278

32 MHz

174

191

196

198

193

209

215

218

24 MHz

152

167

173

174

168

183

190

192

HSI clock,

PLL off

8 MHz

83.5

1. Current consumption from the VDDA supply is independent of whether the digital peripherals are enabled or disabled, being

in Run or Sleep mode or executing from Flash memory or RAM. Furthermore, when the PLL is off, IDDA is independent of

clock frequencies.

Data based on characterization results, not tested in production unless otherwise specified.

3. Data based on characterization results and tested in production (using one common test limit for sum of IDD and IDDA).

STM32F031X4 датащи(PDF) 45 Page - STMicroelectronics

STM32F031X4 датащи(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL