LP5569 datasheet(58/93 Pages) TI2

58 / 93 page

LP5569

SNVSAP8A – JULY 2017 – REVISED SEPTEMBER 2017

www.ti.com

Product Folder Links: LP5569

Submit Documentation Feedback

Table 51. ENGINE_STATUS Register Field Descriptions (continued)

Bit

Field

Type

Reset

Description

startup_busy

A status bit which indicates that the device is running the internal

start-up sequence.

0 = Internal start-up sequence completed.

1 = Internal start-up sequence running

engine_busy

A status bit which indicates that a program execution engine is

clearing internal registers. Serial bus master should not write or read

program memory, or registers 30h to 32h or 4Bh to 4Dh, when this

bit is set to 1.

0 = All engines ready

1 = At least one of the engines is clearing internal registers.

4–3

RESERVED

Reserved

ch3_int

Engine3 interrupt.

0 = Interrupt cleared

1 = Interrupt set

Interrupt is set by the END or INT instruction. Reading the

ENGINE_STATUS address clears the interrupt.

ch2_int

Engine2 interrupt.

0 = Interrupt cleared

1 = Interrupt set

Interrupt is set by the END or INT instruction. Reading the

ENGINE_STATUS address clears the interrupt.

ch1_int

Engine1 interrupt.

0 = Interrupt cleared

1 = Interrupt set

Interrupt is set by the END or INT instruction. Reading the

ENGINE_STATUS address clears the interrupt.

8.6.1.37 IO_CONTROL Register (Address = 3Dh) [reset = 2h]

IO_CONTROL is shown in Figure 63 and described in Table 52.

Return to Summary Table.

I/O Control Register

Figure 63. IO_CONTROL Register

RESERVED

en_clk_out

gpio_config

gpo

R/W-0h

R/W-1h

R/W-0h

Table 52. IO_CONTROL Register Field Descriptions

Bit

Field

Type

Reset

Description

7–4

RESERVED

R/W

en_clk_out

R/W

0 = CLK pin is an input (default)

1 = CLK pin is an output driven by the internal 32-kHz oscillator

2–1

gpio_config

R/W

GPIO configuration

00 = Trigger for LED engines

01 = Interrupt from LED engines (default)

10 = GPO register bit controlled by I2C (output only)

11 = GPO register bit controlled by I2C (output only)

gpo

R/W

GPIO pin control when gpio_config = 10 or 11

0 = GPIO/TRIG/INT pin Low

1 = GPIO/TRIG/INT pin High

LP5569 датащи(PDF) 58 Page - Texas Instruments

LP5569 датащи(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

датащи скачать

ссылки URL