L9026 datasheet(16/60 Pages) STMICROELECTRONICS

16 / 60 page

Table 10. Functions availability in different supply conditions

Function

Undervoltage condition on VBATT

VBATT not in undervoltage

Operating modes

VDDIO ≤

VDDIOUV

VDDIO > VDDIOUV VDDIO ≤ VDDIOUV VDDIO > VDDIOUV

Channels

Sleep

Idle

a (1)

Active

a (1)

Limp Home

SPI communication

Sleep

Idle

Active

a (2)

Limp Home

SPI registers

Sleep

Idle

Active

a (2)

Limp Home

1. IN pins only.

2. Read only.

where:

•

"a" stands for available

•

"u" stands for unavailable

•

"r" stands for reset

6.4

Analog & Digital supply (VBATT)

The VBATT is used to supply the internal logic, analog and digital, in normal condition (no under voltage on

VBATT) and the output loads.

In case the voltage drops below VBATT(UV_L) the under voltage mechanism is triggered and the bit

STA_1.VS_UV is reported via SPI. Once the faulty condition disappears (VBATT > VBATT(UV_H)), the bit remains

latched until its status is acknowledged by the microcontroller via SPI.

Under voltage condition on VBATT influences the status of the channels as described in Table 8.

6.5

I/O Supply (VDDIO)

VDDIO is the supply for all pins that interface with the external microcontroller and also work as feed for the

internal logic if VBATT is in under voltage condition.

In case the voltage drops below VDDIO(UV) the under voltage mechanism is triggered and the bit STA_1.

VDD_UV is reported via SPI. This is valid if digital POR_N is ‘1’. For all conditions that generate a POR_N=0, a

dedicated clear on read STA_1.POR_N bit is set. Once the faulty condition disappears, the bit remains latched

until its status is acknowledged by the microcontroller via SPI.

6.6

Power up

The IC performs Power-up procedure when VBATT is applied to the device and the INn or IDLE pins are

set to “high”.

To complete power-up procedure VBATT > 6 V (min Supply Voltage Range for normal operations) shall be

applied, no matter which voltage is present on VDDIO, that may also be left disconnected.

Only after power completion, the device is fully able to guarantee the behavior as described in the Table 8 and

Section 6.3.

L9026

Power supply

DS13397 - Rev 9

page 16/60

L9026 датащи(PDF) 16 Page - STMicroelectronics

L9026 датащи(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL