поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

L5965 датащи(PDF) 54 Page - STMicroelectronics

номер детали L5965
подробное описание детали  Power management for automotive vision and radar systems
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L5965 датащи(HTML) 54 Page - STMicroelectronics

Back Button L5965 Datasheet HTML 50Page - STMicroelectronics L5965 Datasheet HTML 51Page - STMicroelectronics L5965 Datasheet HTML 52Page - STMicroelectronics L5965 Datasheet HTML 53Page - STMicroelectronics L5965 Datasheet HTML 54Page - STMicroelectronics L5965 Datasheet HTML 55Page - STMicroelectronics L5965 Datasheet HTML 56Page - STMicroelectronics L5965 Datasheet HTML 57Page - STMicroelectronics L5965 Datasheet HTML 58Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 73 page
background image
Bit Nb
Name
Description
011: Reset release after PGOOD of the 4th regulator with a delay set by PowrOn Delay
100: Reset release after PGOOD of the 5th regulator with a delay set by PowrOn Delay
101: Reset release after PGOOD of the 6th regulator with a delay set by PowrOn Delay
110: Reset release after PGOOD of the last regulator with a delay set by PowrOn Delay
111: Reset release when ACTIVE state is reached (unconditional Reset release)
1. All regulators switched on before the Reset is released are considered part of the "Reset activation list"
Table 15. Device identification OTP
Bit Nb
Name
Description
Row 8
Bit12:7
Device_id<5:0>
Custom information. It can be read out by SPI.
Table 16. WD_REC_en OTP
Bit Nb
Name
Description
Row 8
Bit6
OTP_WD_REC_en<0>
When OTP bit = 0, SPI bit = 0 make a WD failure to assert RESET_B but not affect the FSM.
All regulators keep running in active mode. If the SPI bit = 1 WD failure asserts RESET_B
and makes FSM go to REC state.
When OTP bit = 1, a WD failure asserts RESET_B and makes FSM go to REC state.
Table 17. Buck1 CFG
Bit num
Name
Description
Row 8
Bit5:3
vsel<2:0>
Output Voltage selection
000: 5.0 V
001: 3.8 V
010: 3.3 V
011: 1.8 V
100: 1.2 V
101: 1.1 V
110: 1.0 V
111: 0.8 V
Table 18. Primary activation OTP
PrimId
Non Prim SeqId
EnBuck1
EnBuck2
Note
"101"
[001:110]
1
FSM=ON, SPI=CH Buck1 is primary, Buck2 is enabled by FSM
"101"
"111"
1
FSM=OFF,
SPI=CH
Buck1 is primary, Buck2 can be enabled by
SPI(1)
"101"
“000”
1
0
Error
"110"
[001:110]
FSM=ON SPI=CH
1
Buck2 is primary, Buck1 can be enabled by
FSM
"110"
“111”
FSM=OFF SPI=CH
1
Buck2 is primary, Buck1 can be enabled by
SPI(1)
“110”
“000”
0
1
Error
"010"
any
1
0
Buck1 is primary, Buck2 is disabled
"000 | 011 | 100 |
111"
any
0
0
Error
1. If enabled by OTP.
L5965
OTP bit mapping and register configuration
DS12567 - Rev 3
page 54/73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com