поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

STAMP0TR датащи(PDF) 31 Page - STMicroelectronics

номер детали STAMP0TR
подробное описание детали  Microphone array processor with TDM output and recombination for wide dynamic range microphones
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STAMP0TR датащи(HTML) 31 Page - STMicroelectronics

Back Button STAMP0TR Datasheet HTML 27Page - STMicroelectronics STAMP0TR Datasheet HTML 28Page - STMicroelectronics STAMP0TR Datasheet HTML 29Page - STMicroelectronics STAMP0TR Datasheet HTML 30Page - STMicroelectronics STAMP0TR Datasheet HTML 31Page - STMicroelectronics STAMP0TR Datasheet HTML 32Page - STMicroelectronics STAMP0TR Datasheet HTML 33Page - STMicroelectronics STAMP0TR Datasheet HTML 34Page - STMicroelectronics STAMP0TR Datasheet HTML 35Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 62 page
background image
STAMP0
Architecture
DocID028639 Rev 1
31/62
Table 9: Sync clock frequencies
Reg.0x07
(hex value)
SYNC_CLK_N
(decimal value)
SYNC_CLK (Fs = 44.1 kHz)
(MHz)
SYNC_CLK (Fs = 44.1 kHz)
(MHz)
0x68
40
2.25792
2.4576
0x6A
42
2.1504
2.340571
0x6C
44
2.052655
2,234182
0x6E
46
1.963409
2.137043
0x70
48
1.881600
2.048000
0x72
50
1.806336
1.966080
0x74
52
1.736862
1.890462
0x76
54
1.672533
1.820444
0x78
56
1.6128
1.755429
0x7A
58
1.55718
1.694897
By default SYNC_CLK output is low when the chip powers up and stays low until the I²C
SYNC_CLK_EN is not set to one. Moreover the SYNC_CLK output stays low when PLL is
not locked. Finally when PLL changes from locked to unlocked, the SYNC_CLK output
changes to low and an interrupt is generated.
4.8.7
MIC clock out generator
This block receives as input SYS_CLK and it generates a PDM_MIC_CLK clock signal
whose frequency is equal to 64xFs.
By default the PDM_MIC_CLK output is active and can be disabled by setting the I²C
register (Reg. 0x08 bit B4) to zero.
4.8.8
PLL and oscillator power-down
In the STAMP0 device it is possible to power off/on both the oscillator and the PLL using
the I²C register (Reg. 0x2D bit B0).
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com