поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AMC7836IPAP датащи(PDF) 57 Page - Texas Instruments

номер детали AMC7836IPAP
подробное описание детали  AMC7836 High-Density, 12-Bit Analog Monitor and Control Solution With Multichannel ADC, Bipolar DACs, Temperature Sensor, and GPIO Ports
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

AMC7836IPAP датащи(HTML) 57 Page - Texas Instruments

Back Button AMC7836IPAP Datasheet HTML 53Page - Texas Instruments AMC7836IPAP Datasheet HTML 54Page - Texas Instruments AMC7836IPAP Datasheet HTML 55Page - Texas Instruments AMC7836IPAP Datasheet HTML 56Page - Texas Instruments AMC7836IPAP Datasheet HTML 57Page - Texas Instruments AMC7836IPAP Datasheet HTML 58Page - Texas Instruments AMC7836IPAP Datasheet HTML 59Page - Texas Instruments AMC7836IPAP Datasheet HTML 60Page - Texas Instruments AMC7836IPAP Datasheet HTML 61Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 91 page
background image
57
AMC7836
www.ti.com
SLAS986D – NOVEMBER 2014 – REVISED FEBRUARY 2018
Product Folder Links: AMC7836
Submit Documentation Feedback
Copyright © 2014–2018, Texas Instruments Incorporated
7.6.4.7 DAC Clear Enable 0 Register (address = 0x18) [reset = 0x00]
Figure 81. DAC Clear Enable 0 Register (R/W)
7
6
5
4
3
2
1
0
CLREN-B7
CLREN-B6
CLREN-B5
CLREN-B4
CLREN-A3
CLREN-A2
CLREN-A1
CLREN-A0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 28. DAC Clear Enable 0 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CLREN-B7
R/W
0
This register determines which DACs go into clear state when a
clear event is detected as configured in the DAC-CLEAR-
SOURCE registers.
If CLRENn = 1, DAC_n is forced into a clear state with a
clear event.
If CLRENn = 0, a clear event does not affect the state of
DAC_n.
6
CLREN-B6
R/W
0
5
CLREN-B5
R/W
0
4
CLREN-B4
R/W
0
3
CLREN-A3
R/W
0
2
CLREN-A2
R/W
0
1
CLREN-A1
R/W
0
0
CLREN-A0
R/W
0
7.6.4.8 DAC Clear Enable 1 Register (address = 0x19) [reset = 0x00]
Figure 82. DAC Clear Enable 1 Register (R/W)
7
6
5
4
3
2
1
0
CLREN-D15
CLREN-D14
CLREN-D13
CLREN-D12
CLREN-C11
CLREN-C10
CLREN-C9
CLREN-C8
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 29. DAC Clear Enable 1 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
CLREN-D15
R/W
0
This register determines which DACs go into clear state when a
clear event is detected as configured in the DAC-CLEAR-
SOURCE registers.
If CLRENn = 1, DAC_n is forced into a clear state with a
clear event.
If CLRENn = 0, a clear event does not affect the state of
DAC_n.
6
CLREN-D14
R/W
0
5
CLREN-D13
R/W
0
4
CLREN-D12
R/W
0
3
CLREN-C11
R/W
0
2
CLREN-C10
R/W
0
1
CLREN-C9
R/W
0
0
CLREN-C8
R/W
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com