TLK6002 datasheet(49/98 Pages) TI2

49 / 98 page

TLK6002

www.ti.com

SLLSE34A – MAY 2010 – REVISED AUGUST 2010

Table 3-8. CHANNEL_CONTROL_3 (continued)

Address: 0x03

Default: 0x0180

BIT(s)

NAME

DESCRIPTION

ACCESS

0 =

Disables comma detection

3.7

COMMA_ENABLE

1 =

Enables comma detection (Default 1’b1)

Comma detection automatically enabled during CRPAT verification.

0 =

Enables SDR data mode on parallel Transmit and Receive directions (data is

clocked only on rising edge or only on falling edge) (Default 1’b0)

3.6

DDR_ENABLE

1 =

Enables DDR data mode on parallel Transmit and Receive directions (data

clocked on both rising and falling edge)

0 =

TDx_[19:10] symbol is serialized before TDx_[9:0]. (Default 1’b0)

3.5

TX_SYMBOL_ORDER

1 =

TDx_[9:0] symbol is serialized before TDx_[19:10].

0 =

RDx_[19:10] symbol is deserialized before RDx_[9:0] symbol. (Default 1’b0)

3.4

RX_SYMBOL_ORDER

1 =

RDx_[9:0] symbol is deserialized before RDx_[19:10].

Encoder enable control. Logically OR’ed with CODE*_EN pin.

0 =

8B/10B encode function is disabled (Default 1’b0)

3.3

ENCODE_ENABLE

1 =

8B/10B encode function is enabled

Encoder automatically enabled during CRPAT test pattern generation.

Decoder enable control. Logically OR’ed with CODE*_EN pin.

0 =

8B/10B decode function is disabled (Default 1’b0)

3.2

DECODE_ENABLE

1 =

8B/10B decode function is enabled

Decoder automatically enabled during CRPAT verification.

Transmit parallel input interface mode select. (Default 1’b0)

When channel is in DDR mode

0 =

Source centered timing on transmit parallel interface. Data is sampled on both

rising and falling clock edges.

1 =

Source aligned timing on transmit parallel interface. Data is aligned with both

rising and falling clock edges, and a sampling point is created internal to

3.1

TX_EDGE_MODE

TLK6002 .

When channel is in SDR mode

0 =

Falling edge align mode. Incoming data is aligned to falling edge of parallel

input clock. Internally data is sampled at the rising edge of the clock

1 =

Rising edge align mode. Incoming parallel data is aligned to rising edge of

parallel input clock. Internally data is sampled at the falling edge of the clock.

Receive Parallel output interface mode select. (Default 1’b0)

When channel is in DDR mode:

0 =

Source centered timing on receive parallel interface. Data changing is offset

from the rising and falling clock edge per the HSTL Timing specification section,

and is easily sampled by external devices.

1 =

Source aligned timing on receive parallel interface. Data changes at clock edge,

3.0

RX_EDGE_MODE

and a sampling point must be created by external devices.

When channel is in SDR mode:

0 =

Falling edge align mode. Outgoing parallel data is aligned to the falling edge of

the parallel output clock, and is sampled on the rising edge by external devices.

1 =

Rising edge align mode. Outgoing parallel data is aligned to the rising edge of

the parallel output clock, and is sampled on the falling edge by external devices.

PROGRAMMERS REFERENCE

Submit Documentation Feedback

Product Folder Link(s): TLK6002

TLK6002 датащи(PDF) 49 Page - Texas Instruments

TLK6002 датащи(HTML) 49 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

датащи скачать

ссылки URL