Timing Diagrams

Note 14: A minimum of 3 CLK cycles are required from the falling edge of CLK (on last data input to last chip) to the falling edge of the LOAD pulse. After these

3 CLK cycles, CLK may be disabled.

DS200152-11

www.national.com

5