ADC14C080 datasheet(3/32 Pages) TI2

3 / 32 page

AGND

ADC14C080

www.ti.com

SNAS375C – SEPTEMBER 2006 – REVISED APRIL 2013

Pin Descriptions and Equivalent Circuits

Pin No.

Symbol

Equivalent Circuit

Description

ANALOG I/O

VIN+

Differential analog input pins. The differential full-scale input signal

level is 2VP-P with each input pin signal centered on a common mode

VIN-

voltage, VCM.

VRP

VCMO

These pins should each be bypassed to AGND with a low ESL

(equivalent series inductance) 0.1 µF capacitor placed very close to

the pin to minimize stray inductance. A 0.1 µF capacitor should be

placed between VRP and VRN as close to the pins as possible, and a

1 µF capacitor should be placed in parallel.

VRP and VRN should not be loaded. VCMO may be loaded to 1mA for

VRN

use as a temperature stable 1.5V reference.

It is recommended to use VCMO to provide the common mode

voltage, VCM, for the differential analog inputs, VIN+ and VIN−.

Reference Voltage. This device provides an internally developed

1.2V reference. When using the internal reference, VREF should be

decoupled to AGND with a 0.1 µF and a 1 µF low equivalent series

VREF

inductance (ESL) capacitor .

This pin may be driven with an external 1.2V reference voltage.

This pin should not be used to source or sink current.

This is a four-state pin controlling the input clock mode and output

data format.

OF/DCS = VA, output data format is 2's complement without duty

cycle stabilization applied to the input clock

OF/DCS = AGND, output data format is offset binary, without duty

OF/DCS

cycle stabilization applied to the input clock.

OF/DCS = (2/3)*VA, output data is 2's complement with duty cycle

stabilization applied to the input clock

OF/DCS = (1/3)*VA, output data is offset binary with duty cycle

stabilization applied to the input clock.

DIGITAL I/O

The clock input pin.

CLK

The analog input is sampled on the rising edge of the clock input.

This is a two-state input controlling Power Down.

PD = VA, Power Down is enabled and power dissipation is reduced.

PD = AGND, Normal operation.

Submit Documentation Feedback

Product Folder Links: ADC14C080

ADC14C080 датащи(PDF) 3 Page - Texas Instruments

ADC14C080 датащи(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

датащи скачать

ссылки URL