ADC12C080

(Top View)

1

3

2

4

5

6

7

8

23

24

21

22

20

19

18

17

VRN

VRP

VA

AGND

AGND

VA

VIN+

VIN-

D6

D5

DRGND

DRDY

VDR

D4

D3

D2

*

ADC12C080

www.ti.com

SNAS379C – SEPTEMBER 2006 – REVISED APRIL 2013

ADC12C080 12-Bit, 65/80 MSPS A/D Converter

Check for Samples: ADC12C080

1

FEATURES

DESCRIPTION

The ADC12C080 is a high-performance CMOS

2

•

1 GHz Full Power Bandwidth

analog-to-digital

converter

capable

of

converting

•

Internal Reference and Sample-and-Hold

analog input signals into 12-bit digital words at rates

Circuit

up to 80 Mega Samples Per Second (MSPS). This

•

Low Power Consumption

converter uses a differential, pipelined architecture

with digital error correction and an on-chip sample-

•

Data Ready Output Clock

and-hold circuit to minimize power consumption and

•

Clock Duty Cycle Stabilizer

the

external

component

count,

while

providing

•

Single +3.0V Supply Operation

excellent dynamic performance. A unique sample-

and-hold stage yields a full-power bandwidth of 1

•

Power-Down Mode

GHz. The ADC12C080 may be operated from a

•

32-Pin WQFN Package, (5x5x0.8mm, 0.5mm

single +3.0V power supply and consumes low power.

Pin-Pitch)

A separate +2.5V supply may be used for the digital

output interface which allows lower power operation

APPLICATIONS

with reduced noise. A power-down feature reduces

the power consumption to very low levels while still

•

High IF Sampling Receivers

allowing fast wake-up time to full operation. The

•

Wireless Base Station Receivers

differential inputs accept a 2V full scale differential

•

Test and Measurement Equipment

input swing. A stable 1.2V internal voltage reference

is provided, or the ADC12C080 can be operated with

•

Communications Instrumentation

an external 1.2V reference. Output data format (offset

•

Portable Instrumentation

binary versus 2's complement) and duty cycle

stabilizer are pin-selectable. The duty cycle stabilizer

KEY SPECIFICATIONS

maintains performance over a wide range of clock

duty cycles.

•

Resolution 12 Bits

•

Conversion Rate 80 MSPS

The ADC12C080 is available in a 32-lead WQFN

package and operates over the industrial temperature

•

SNR (fIN = 170 MHz) 68 dBFS (typ)

range of

−40°C to +85°C.

•

SFDR (fIN = 170 MHz) 86 dBFS (typ)

•

Full Power Bandwidth 1 GHz (typ)

•

Power Consumption 300 mW (typ)

Connection Diagram

1

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

2

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date.

Copyright © 2006–2013, Texas Instruments Incorporated

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.