поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

THS12082CDAR датащи(PDF) 7 Page - Texas Instruments

номер детали THS12082CDAR
подробное описание детали  12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

THS12082CDAR датащи(HTML) 7 Page - Texas Instruments

Back Button THS12082CDAR Datasheet HTML 3Page - Texas Instruments THS12082CDAR Datasheet HTML 4Page - Texas Instruments THS12082CDAR Datasheet HTML 5Page - Texas Instruments THS12082CDAR Datasheet HTML 6Page - Texas Instruments THS12082CDAR Datasheet HTML 7Page - Texas Instruments THS12082CDAR Datasheet HTML 8Page - Texas Instruments THS12082CDAR Datasheet HTML 9Page - Texas Instruments THS12082CDAR Datasheet HTML 10Page - Texas Instruments THS12082CDAR Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 44 page
background image
THS12082
12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS
SLAS271B – MAY 2000 – REVISED DECEMBER 2002
7
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
timing specifications (AVDD = BVDD = DVDD = 5 V, VREFP = 3.5 V, VREFM = 1.5 V, CL < 30 pF )†
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
td(DATA_AV)
Delay time
5
ns
td(o)
Delay time
5
ns
td(pipe)
Latency
5
CONV
CLK
† Refer to Figure 2
timing specification of the single conversion mode‡
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tc
Clock cycle of the internal clock oscillator
117
125
133
ns
t1
Pulse duration CONVST
1 analog input
1.5
×tc
ns
t1
Pulse duration, CONVST
2 analog inputs
2.5
×tc
ns
tdA
Aperture time
1
ns
t2
Time between consecutive start of single
1 analog input
2
×tc
ns
t2
g
conversion
2 analog inputs
3
×tc
ns
1 analog input, TL = 1
6.5
×tc+15
ns
2 analog inputs, TL = 2
7.5
×tc+15
ns
1 analog input, TL = 4
3
×t2 +6.5×tc+15
ns
td(DATA AV)
Delay time, DATA_AV becomes active for the
2 analog inputs, TL = 4
t2 +7.5×tc+15
ns
td(DATA_AV)
y,
_
trigger level condition: TRIG0 = 1, TRIG1 = 1
1 analog input, TL = 8
7
×t2 +6.5×tc+15
ns
2 analog inputs, TL = 8
3
×t2 +7.5×tc+15
ns
1 analog input, TL = 14
13
×t2 +6.5×tc+15
ns
2 analog inputs, TL = 12
5
×t2 +7.5×tc+15
ns
‡ Refer to Figure 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com