| поискавой системы для электроныых деталей |
|
THS12082CDAR датащи(PDF) 21 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
THS12082CDAR датащи(HTML) 21 Page - Texas Instruments |
|
21 / 44 page ![]() THS12082 12-BIT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTERS SLAS271B – MAY 2000 – REVISED DECEMBER 2002 21 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 timing and signal description of the THS12082 read timing (using R/W, CS0-controlled) Figure 11 shows the read-timing behavior when the WR(R/W) input is programmed as a combined read-write input R/W. The RD input has to be tied to high-level in this configuration. This timing is called CS0-controlled because CS0 is the last external signal of CS0, CS1, and R/W that becomes valid. 90% 90% 90% 90% 90% 90% 10% 10% tw(CS) tsu(R/W) th(R/W) ta th td(CSDAV) CS0 CS1 R/W RD D(0–11) DATA_AV Figure 11. Read Timing Diagram Using R/W (CS0-controlled) read timing parameter (CS0-controlled)† PARAMETER MIN TYP MAX UNIT tsu(R/W) Setup time, R/W high to last CS valid 0 ns ta Access time, last CS valid to data valid 0 10 ns td(CSDAV) Delay time, last CS valid to DATA_AV inactive 12 ns th Hold time, first CS invalid to data invalid 0 5 ns th(R/W) Hold time, first external CS invalid to R/W change 5 ns tw(CS) Pulse duration, CS active 10 ns † CS = CSO |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |