6

LM3535

SNVS598B – AUGUST 2010 – REVISED MARCH 2018

www.ti.com

Product Folder Links: LM3535

Submit Documentation Feedback

Copyright © 2010–2018, Texas Instruments Incorporated

Electrical Characteristics (continued)

Typical limits are TA = 25°C, and minimum and maximum limits in apply over the full operating temperature range (–30°C to

+85°C). Unless otherwise specified: VIN = 3.6 V; VHWEN = VIN; VPWM = 0 V; VDxA = VDxB = VDxC = 0.4 V; GroupA = GroupB =

GroupC = full-scale current; ENxA, ENxB, ENxC bits = 1; 53A, 62A bits = 0; C1 = C2 = CIN = COUT= 1 µF.

(1)(2)(3)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(6)

SCL is tested with a 50% duty-cycle clock.

ROUT

Open-loop charge pump output

resistance

Gain = 3/2

2.4

Ω

Gain = 1

0.5

IQ

Quiescent supply current

Gain = 3/2, no load

2.86

4.38

mA

Gain = 1, no load

1.09

2.31

ISB

Standby supply current

2.7 V

≤ VIN ≤ 5.5 V

HWEN = VIN, all ENx bits = 0

1.7

4

µA

ISD

Shutdown supply current

2.7 V

≤ VIN ≤ 5.5 V

HWEN = 0 V, All ENx bits = 0

1.7

4

µA

fSW

Switching frequency

1.1

1.33

1.56

MHz

tSTART

Start-up time

VOUT = 90% steady state

250

µs

VALS

ALS reference voltage accuracy

0.95

(–5%)

1

1.05

5%

V

RALS

ALS resistor accuracy

RALS = 9.08 kΩ

–9%

9%

RALS = 5.46 kΩ

–9%

9%

VHWEN

HWEN voltage thresholds

2.7 V

≤ VIN ≤ 5.5 V

Reset

0

0.45

V

Normal

operation

1.2

VIN

VPWM

PWM voltage thresholds

2.7 V

≤ VIN ≤ 5.5 V

Diodes off

0

0.45

V

Diodes on

1.2

VIN

VOL-INT

Interrupt output logic low 0

ILOAD = 3 mA

400

mV

I2C-COMPATIBLE INTERFACE VOLTAGE SPECIFICATIONS (SCL, SDIO)

VIL

Input logic low 0

2.7 V

≤ VIN ≤ 5.5 V

0

0.45

V

VIH

Input logic high 1

2.7 V

≤ VIN ≤ 5.5 V

1.2

VIN

V

VOL

SDIO output logic low 0

ILOAD = 3 mA

400

mV

I2C-COMPATIBLE INTERFACE TIMING SPECIFICATIONS (SCL, SDIO)

t1

SCL (clock period)

See(6)

2.5

µs

t2

Data in setup time to SCL high

100

ns

t3

Data out stable after SCL low

0

ns

t4

SDIO low setup time to SCL low

(start)

100

ns

t5

SDIO high hold time after SCL high

(stop)

100

ns

Figure 1. I2C Timing Diagram