| поискавой системы для электроныых деталей |
|
WM8994ECS/R датащи(PDF) 59 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8994ECS/R датащи(HTML) 59 Page - Cirrus Logic |
|
59 / 363 page ![]() WM8994 Rev 4.6 59 Clocking for the Digital Microphone interface is derived from SYSCLK. The DMICCLK frequency is configured automatically, according to the AIFn_SR, AIFnCLK_RATE and ADC_OSR128 registers. (See “Clocking and Sample Rates” for further details of the system clocks and control registers.) The DMICCLK is enabled whenever a digital microphone input path is enabled on the DMICDAT1 or DMICDAT2 pin(s). Note that the SYSDSPCLK_ENA register must also be set. When AIF1CLK is selected as the SYSCLK source (SYSCLK_SRC = 0), then the DMICCLK frequency is controlled by the AIF1_SR and AIF1CLK_RATE registers. When AIF2CLK is selected as the SYSCLK source (SYSCLK_SRC = 1), then the DMICCLK frequency is controlled by the AIF2_SR and AIF2CLK_RATE registers. The DMICCLK frequency is as described in Table 10 (for ADC_OSR128=1) and Table 11 (for ADC_OSR128=0). The ADC_OSR128 bit is set by default, giving best audio performance. Note that the only valid DMICCLK configurations are the ones listed in Table 10 and Table 11. The applicable clocks (SYSCLK, and AIF1CLK or AIF2CLK) must be present and enabled when using the digital microphone interface. SAMPLE RATE (kHz) SYSCLK RATE (AIFnCLK / fs ratio) 128 192 256 384 512 768 1024 1536 8 2.048 2.048 2.048 11.025 2.8224 2.8224 12 3.072 3.072 16 2.048 2.048 2.048 22.05 2.8224 2.8224 24 3.072 3.072 32 2.048 44.1 2.8224 48 3.072 88.2 96 Note that, when ADC_OSR128=1, digital microphone operation is only supported for the above DMICCLK configurations. Table 10 DMICCLK Frequency (MHz) - ADC_OSR128 = 1 (Default) SAMPLE RATE (kHz) SYSCLK RATE (AIFnCLK / fs ratio) 128 192 256 384 512 768 1024 1536 8 1.024 1.024 1.024 1.024 1.024 11.025 1.4112 1.4112 1.4112 1.4112 12 1.536 1.536 1.536 1.536 16 1.024 1.024 1.024 1.024 22.05 1.4112 1.4112 1.4112 24 1.536 1.536 1.536 32 2.048 2.048 44.1 2.8224 48 3.072 88.2 96 Note that, when ADC_OSR128=0, digital microphone operation is only supported for the above DMICCLK configurations. Table 11 DMICCLK Frequency (MHz) - ADC_OSR128 = 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |