T E C H N O L O G Y

®

PLX Technology, Inc.

390 Potrero Ave.

Sunnyvale, CA 94086 USA

Tel: 1-800-759-3735

Fax: 1-408-774-2169

Email: info@plxtech.com

Web Site: www.plxtech.com

P

F

Q

P

n

i

p

-

8

0

2

e

g

a

k

c

a

P

1

.

2

.

v

,

n

o

it

a

c

if

i

c

e

p

s

s

u

b

l

a

c

o

l

I

C

P

e

c

n

a

il

p

m

o

c

I

C

P

I2O messaging unit

PCI extension of the I

2O specication v.1.5

Interface protocol

Direct bus master

v

5

r

o

v

3

.

3

g

n

il

a

n

g

i

s

I

C

P

Local bus speed

0-40MHz

Big/Little Endian conversion

Dynamic switching for direct slave, direct master, DMA,

and the internal register accesses on the local side

x

a

m

z

H

M

3

3

d

e

e

p

S

s

u

B

I

C

P

PCI host capability

Type 0 or Type 1 PCI conguration cycles in direct master mode

Mailbox registers

Eight 32-bit, accessed from PCI or local bus

Doorbell registers

Two 32-bit, one from PCI to local bus, one from local bus to PCI bus

Unaligned DMA transfer support

From any byte boundary

Programmable local bus modes

Selected through mode pins

Mode C

32-bit address/32-bit data, non multiplexed

Mode J

32-bit address/32-bit data, multiplexed

Mode S

32-bit address/16-bit data, non multiplexed

Serial EEPROM interface

Supported

Technical Speci cations

Dir. MasterWrite

FIFOs

Dir. Master Read

Dir. Slave Write

Dir. Slave Read

DMA1 PCI/Loc

DMA1 Loc/PCI

DMA0 PCI/Loc

DMA0 Loc/PCI

PCI Initiator

(For Direct

Master Xfers)

PCI Bus

State

Machines

PCITarget

(for Direct

Slave Xfers)

PCI Initiator

(For Ch 1

DMA Xfers)

PCI Initiator

(For Ch 0

DMA Xfers)

EEPROM

Initialization

Internal

Registers

PCI Con g

Local Con g

Run-Time

DMA

Local Slave

(for Direct

Master Xfers)

Local Bus

State

Machines

Local Master

(for Direct

Master Xfers)

Local Master

(for Ch 1

DMA Xfers)

Local Master

(for Ch 0

DMA Xfers)

Local Bus

Interface

– Select Bus

Width 8,16

or 32 bit

– Endian

Conversion

– Select Muxe

or non-Muxe

Addr/Data

PCI Bus

Interface

&Arbiter

Control

Logic

DMA

DMA Chaining

Unaligned Xfer

PCI 9080 Internal Block Diagram

Product Ordering Information

p

i

h

C

r

e

t

s

a

M

s

u

B

l

a

c

o

L

o

t

I

C

P

0

8

0

9

I

C

P

I

K

D

S

O

Motorola MPC860 CPU, Intel i960 CPU, IBM PPC 401 CPU

,

U

P

C

0

6

8

C

P

M

a

l

o

r

o

t

o

M

r

o

f

ti

K

t

n

e

m

p

o

l

e

v

e

D

e

r

a

w

t

f

o

S

I

C

P

K

D

S

I

C

P

Intel i960 CPU, IBM PPC 401 CPU

*See PLX web site for latest version and product support information

© 1998 by PLX Technology, Inc. All rights reserved. PLX and PLXMon 98 are trademarks of PLX Technology, Inc. which may be regis

tered in some jurisdictions. All other

product names that appear in this material are for identication purposes only and are acknowledged to be trademarks or regist

ered trademarks of their respective companies.

Information supplied by PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no responsibility for any

errors that may appear in this material. PLX

Technology reserves the right, without notice, to make changes in product design or specication.

9080-PB-010

9/98 5K