поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC312XDP512F0MPVR датащи(PDF) 327 Page - Freescale Semiconductor, Inc

номер детали SC312XDP512F0MPVR
подробное описание детали  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SC312XDP512F0MPVR датащи(HTML) 327 Page - Freescale Semiconductor, Inc

Back Button SC312XDP512F0MPVR Datasheet HTML 323Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 324Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 325Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 326Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 327Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 328Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 329Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 330Page - Freescale Semiconductor, Inc SC312XDP512F0MPVR Datasheet HTML 331Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 327 / 1350 page
background image
Chapter 7 Enhanced Capture Timer (S12ECT16B8CV2)
MC9S12XDP512 Data Sheet, Rev. 2.17
Freescale Semiconductor
327
7.3.2.11
Timer System Control Register 2 (TSCR2)
Read or write: Anytime
All bits reset to zero.
76543210
R
TOI
000
TCRE
PR2
PR1
PR0
W
Reset
00000000
= Unimplemented or Reserved
Figure 7-16. Timer System Control Register 2 (TSCR2)
Table 7-14. TSCR2 Field Descriptions
Field
Description
7
TOI
Timer Overflow Interrupt Enable
0 Timer overflow interrupt disabled.
1 Hardware interrupt requested when TOF flag set.
3
TCRE
Timer Counter Reset Enable — This bit allows the timer counter to be reset by a successful channel 7 output
compare. This mode of operation is similar to an up-counting modulus counter.
0 Counter reset disabled and counter free runs.
1 Counter reset by a successful output compare on channel 7.
Note: If register TC7 = 0x0000 and TCRE = 1, then the TCNT register will stay at 0x0000 continuously. If register
TC7 = 0xFFFF and TCRE = 1, the TOF flag will never be set when TCNT is reset from 0xFFFF to 0x0000.
2:0
PR[2:0]
Timer Prescaler Select — These three bits specify the division rate of the main Timer prescaler when the PRNT
bit of register TSCR1 is set to 0. The newly selected prescale factor will not take effect until the next synchronized
edge where all prescale counter stages equal zero. See Table 7-15.
Table 7-15. Prescaler Selection
PR2
PR1
PR0
Prescale Factor
00
0
1
00
1
2
01
0
4
01
1
8
10
0
16
10
1
32
11
0
64
1
1
1
128



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com