поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F272 датащи(PDF) 174 Page - STMicroelectronics

номер детали ST10F272
подробное описание детали  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F272 датащи(HTML) 174 Page - STMicroelectronics

Back Button ST10F272 Datasheet HTML 170Page - STMicroelectronics ST10F272 Datasheet HTML 171Page - STMicroelectronics ST10F272 Datasheet HTML 172Page - STMicroelectronics ST10F272 Datasheet HTML 173Page - STMicroelectronics ST10F272 Datasheet HTML 174Page - STMicroelectronics ST10F272 Datasheet HTML 175Page - STMicroelectronics ST10F272 Datasheet HTML 176Page - STMicroelectronics ST10F272 Datasheet HTML 177Page - STMicroelectronics ST10F272 Datasheet HTML 178Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 174 / 179 page
background image
Electrical characteristics
ST10F272
174/179
Figure 61.
SSC master timing
1.
The phase and polarity of shift and latch edge of SCLK is programmable. This figure uses the leading clock
edge as shift edge (drawn in bold), with latch on trailing edge (SSCPH = 0b), Idle clock line is low, leading
clock edge is low-to-high transition (SSCPO = 0b).
2.
The bit timing is repeated for all bits to be transmitted or received.
24.8.20.2
Slave mode
VDD = 5V ±10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF
1st out bit
Last out bit
2nd out bit
1)
2)
2nd In bit
1st in bit
Last in bit
SCLK
MTSR
MRST
t308
t307
t308
t307
t305
t305
t300
t301
t302
t304
t303
t306
t305
Table 82.
SSC slave mode timings
Symbol
Parameter
Max. Baudrate
6.6 MBd (1))
@FCPU = 40MHz
(<SSCBR> = 0002h)
Variable Baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
t310
SR SSC clock cycle time(2)
150
150
8TCL
262144 TCL
ns
t311
SR SSC clock high time
63
t310 / 2 – 12
ns
t312
SR SSC clock low time
63
t310 / 2 – 12
ns
t313
SR SSC clock rise time
10
10
ns
t314
SR SSC clock fall time
10
10
ns
t315
CC Write data valid after shift edge
55
2TCL + 30
ns
t316
CC Write data hold after shift edge
0
0
ns
t317p
SR
Read data setup time before latch
edge, phase error detection on
(SSCPEN = 1)
62
4TCL + 12
ns
t318p
SR
Read data hold time after latch
edge, phase error detection on
(SSCPEN = 1)
87
6TCL + 12
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com