поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F272 датащи(PDF) 173 Page - STMicroelectronics

номер детали ST10F272
подробное описание детали  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F272 датащи(HTML) 173 Page - STMicroelectronics

Back Button ST10F272 Datasheet HTML 169Page - STMicroelectronics ST10F272 Datasheet HTML 170Page - STMicroelectronics ST10F272 Datasheet HTML 171Page - STMicroelectronics ST10F272 Datasheet HTML 172Page - STMicroelectronics ST10F272 Datasheet HTML 173Page - STMicroelectronics ST10F272 Datasheet HTML 174Page - STMicroelectronics ST10F272 Datasheet HTML 175Page - STMicroelectronics ST10F272 Datasheet HTML 176Page - STMicroelectronics ST10F272 Datasheet HTML 177Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 179 page
background image
ST10F272
Electrical characteristics
173/179
24.8.20
High-speed synchronous serial interface (SSC) timing
24.8.20.1
Master mode
VDD = 5V ±10%, VSS = 0V, TA = -40 to +125°C, CL = 50pF
Table 81.
SSC master mode timings
Symbol
Parameter
Max. Baudrate 6.6MBd
(1)@F
CPU = 40MHz
(<SSCBR> = 0002h)
Variable Baudrate
(<SSCBR> = 0001h -
FFFFh)
Unit
min.
max.
min.
max.
t300
CC SSC clock cycle time(2))
150
150
8TCL
262144 TCL
ns
t301
CC SSC clock high time
63
t300 / 2 – 12
ns
t302
CC SSC clock low time
63
t300 / 2 – 12
ns
t303
CC SSC clock rise time
10
10
ns
t304
CC SSC clock fall time
10
10
ns
t305
CC Write data valid after shift edge
15
15
ns
t306
CC Write data hold after shift edge(3)
– 2
– 2
ns
t307p
SR
Read data setup time before latch
edge, phase error detection on
(SSCPEN = 1)
37.5
2TCL + 12.5
ns
t308p
SR
Read data hold time after latch
edge, phase error detection on
(SSCPEN = 1)
50
4TCL
ns
t307
SR
Read data setup time before latch
edge, phase error detection off
(SSCPEN = 0)
25
2TCL
ns
t308
SR
Read data hold time after latch
edge, phase error detection off
(SSCPEN = 0)
0–0
ns
1.
Maximum Baudrate is in reality 8Mbaud, that can be reached with 64MHz CPU clock and <SSCBR> set to ‘3h’, or with
48MHz CPU clock and <SSCBR> set to ‘2h’. When 40MHz CPU clock is used the maximum baudrate cannot be higher
than 6.6Mbaud (<SSCBR> = ‘2h’) due to the limited granularity of <SSCBR>. Value ‘1h’ for <SSCBR> can be used only
with CPU clock equal to (or lower than) 32MHz.
2.
Formula for SSC Clock Cycle time: t300 = 4 TCL x (<SSCBR> + 1) Where <SSCBR> represents the content of the SSC
Baudrate register, taken as unsigned 16-bit integer. Minimum limit allowed for t300 is 125ns (corresponding to 8Mbaud).
3.
Partially tested, guaranteed by design characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com