M58PR512J datasheet(50/114 Pages) STMICROELECTRONICS

50 / 114 page

Configuration Register

M58PR256J, M58PR512J

50/114

Configuration Register

The Configuration Register is used to configure the type of bus access that the memory will

perform. Refer to Section 10: Read modes for details on read operations.

The Configuration Register is set through the Command Interface using the Set

Configuration Register command. The Configuration Register is volatile: after a reset or a

power-down/power-up sequence, the register is set for Asynchronous Read (CR15=1) and

all bits return to their default value. The Configuration Register bits are described in Table 15

They specify the selection of the burst length, burst X latency and the read operation. Refer

to Figure 6 and Figure 7 for examples of synchronous burst configurations.

7.1

Read Select bit (CR15)

The Read Select bit, CR15, is used to switch between Asynchronous and Synchronous

Read operations. When:

●

CR15 = 0:

–

read operations in the Main Array are performed in Synchronous Burst mode;

–

operations to read the Status Register, Electronic Signature, CFI and EFA are

performed in Single Synchronous mode (See Section 10.3: Single Synchronous

Read mode for details).

●

CR15 = 1:

–

read operations in the Main Array are performed in Asynchronous Page mode,

–

operations to read the Status Register, Electronic Signature, CFI and EFA are

performed in Asynchronous Random Access mode.

Synchronous Burst Read can be performed across banks.

On reset or power-up the Read Select bit is set to ’1’ for asynchronous access.

7.2

X-Latency bits (CR14-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of

clock cycles between the address being latched and the first data becoming available.

For correct operation the X-Latency bits can only assume the values in Table 15:

Configuration Register.

Table 14 shows how to set the X-Latency parameter, taking into account the frequency used

to read the Flash memory in Synchronous mode.

Refer to Figure 6: X-latency and data output configuration example, for an example

waveform.

M58PR512J датащи(PDF) 50 Page - STMicroelectronics

M58PR512J датащи(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL