 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
PPC405CR датащи(PDF) 1 Page - Applied Micro Circuits Corporation |
|
|
|||||||||||||||||||||||||||||
PPC405CR датащи(HTML) 1 Page - Applied Micro Circuits Corporation |
|
|
1 / 42 page  Part Number PPC405CR Revision 1.02 – January 11, 2005 AMCC 1 PPC405CR PowerPC 405CR Embedded Processor Data Sheet Features •PowerPC® 405 32-bit RISC processor core operating up to 266MHz - Memory Management Unit - 16KB instruction and 8KB data caches - Multiply-Accumulate (MAC) function, including fast multiply unit - Programmable Timers • Synchronous DRAM (SDRAM) interface oper- ating up to 133MHz - 32-bit interface for non-ECC applications - 40-bit interface serves 32 bits of data plus 8 check bits for ECC applications • External Peripheral Bus - Flash ROM/Boot ROM interface - Direct support for 8-, 16-, or 32-bit SRAM and external peripherals - Up to eight devices - External Mastering supported • DMA support for external peripherals, internal UART and memory - Scatter-gather chaining supported - Four channels • Programmable Interrupt Controller supports interrupts from a variety of sources - Supports 7 external and 10 internal interrupts - Edge triggered or level-sensitive - Positive or negative active - Non-critical or critical interrupt to processor core - Programmable critical interrupt priority ordering • Two serial ports (16550 compatible UART) • One IIC interface • General Purpose I/O (GPIO) available • Supports JTAG for board level testing • Internal Processor Local Bus (PLB) runs at SDRAM interface frequency Description The PowerPC 405CR (PPC405CR) is a 32-bit RISC embedded controller. High performance, peripheral integration, and low cost make the device ideal for wired communications, network printers, and other computing applications. This device is an easy upgrade for systems based on PowerPC 403xx embedded processors, while provid- ing a base for custom chip designs. The controller is powered by a PPC405 embedded core. This core tightly couples a 266 MHz CPU, MMU, instruction and data caches, and debug logic. Fine- tuning of the core reduces data transfer overhead, minimizes pipeline stalls, and improves performance. The PPC405CR employs the IBM CoreConnect™ bus architecture. This architecture, as implemented on the PPC405CR, consists of a 64-bit, 133-MHz Processor Local Bus (PLB) and a 32-bit, 66-MHz On-Chip Peripheral Bus (OPB). High-performance peripherals attach to the PLB and less performance-critical periph- erals attach to the OPB. Technology: CMOS SA-12E 0.25 µm (0.18 µm Leff) Package: 27mm, 316-ball enhanced plastic ball grid array (E-PBGA) Power (estimated): Typical 0.8W, Maximum 2.0W at 200MHz. |
Аналогичный номер детали - PPC405CR |
|
Аналогичное описание - PPC405CR |
|
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
