поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC1155 датащи(PDF) 20 Page - Semtech Corporation

номер детали SC1155
подробное описание детали  Programmable Synchronous DC/DC Hysteretic Controller with VRM 9.0VID Range
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SEMTECH [Semtech Corporation]
домашняя страница  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC1155 датащи(HTML) 20 Page - Semtech Corporation

Back Button SC1155 Datasheet HTML 12Page - Semtech Corporation SC1155 Datasheet HTML 13Page - Semtech Corporation SC1155 Datasheet HTML 14Page - Semtech Corporation SC1155 Datasheet HTML 15Page - Semtech Corporation SC1155 Datasheet HTML 16Page - Semtech Corporation SC1155 Datasheet HTML 17Page - Semtech Corporation SC1155 Datasheet HTML 18Page - Semtech Corporation SC1155 Datasheet HTML 19Page - Semtech Corporation SC1155 Datasheet HTML 20Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 20 / 20 page
background image
20
 2001 Semtech Corp.
www.semtech.com
POWER MANAGEMENT
SC1155
PRELIMINARY
Semtech Corporation
Power Management Products Division
652 Mitchell Rd., Newbury Park, CA 91320
Phone: (805)498-2111 .AX (805)498-3804
Layout Guidelines (See pg. 1)
Contact Information
1. Locate R8 and C2 close to pins 6 and 7.
2. Locate C1 close to pins 5 and 7.
3. Components connected to IOUT, DROOP, OCP, VHYST,
VREFB, VSENSE, and SOFTST should be referenced to
AGND.
4. The bypass capacitors C5 and C10 should be placed
close to the IC and referenced to DRVGND.
5. Locate bootstrap capacitor C8 close to the IC.
6. Place bypass capacitor close to Drain of the top FET and
Source of the bottom FET to be effective.
7. Route HISENSE and LOSENSE close to each other to
minimize induced differential mode noise.
8. Bypass a high frequency disturbance with ceramic
capacitor at the point where HISENSE is connected to Vin.
9. Input bulk capacitors should placed as close as possible
to the power FETs because of the very high ripple current
flow in this pass.
Outline Drawing - SO-28
10. If Schottky diode used in parallel with a synchronous
(bottom) FET, to achieve a greater efficiency at lower Vout
settings, it needs to be placed next to the aforementioned
FET in very close proximity.
11. Since the feedback path relies on the accurate sampling
of the output ripple voltage, the best results can be achieved
by connecting the AGND to the ground side of the bulk
output capacitors.
12. DRVGND pin should be tight to the main ground plane
utilizing very low impedance connection, e.g., multiple vias.
13. In order to prevent substrate glitching, a small (0.5A)
Schottky diode should be placed in close proximity to the
chip with the cathode connected to BOOTLO and anode
connected to DRVGND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com