поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

CS8416-CSZ датащи(PDF) 14 Page - Cirrus Logic

номер детали CS8416-CSZ
подробное описание детали  192 kHZ DIGITAL AUDIO INTERFACE RECEIVER
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8416-CSZ датащи(HTML) 14 Page - Cirrus Logic

Back Button CS8416-CSZ Datasheet HTML 10Page - Cirrus Logic CS8416-CSZ Datasheet HTML 11Page - Cirrus Logic CS8416-CSZ Datasheet HTML 12Page - Cirrus Logic CS8416-CSZ Datasheet HTML 13Page - Cirrus Logic CS8416-CSZ Datasheet HTML 14Page - Cirrus Logic CS8416-CSZ Datasheet HTML 15Page - Cirrus Logic CS8416-CSZ Datasheet HTML 16Page - Cirrus Logic CS8416-CSZ Datasheet HTML 17Page - Cirrus Logic CS8416-CSZ Datasheet HTML 18Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 60 page
background image
14
DS578F3
CS8416
2.2
QFN Pin Description
Pin
Name
Pin #
Pin Description
VA
3
Analog Power (Input) - Analog power supply. Nominally +3.3 V. This supply should have as little noise
as possible since noise on this pin will directly affect the jitter performance of the recovered clock
VD
20
Digital Power (Input) – Digital core power supply. Nominally +3.3 V
VL
18
Logic Power (Input) – Input/Output power supply. Nominally +3.3 V or +5.0 V
AGND
4
Analog Ground (Input) - Ground for the analog circuitry in the chip. AGND and DGND should be con-
nected to a common ground area under the chip.
DGND
19
Digital & I/O Ground (Input) - Ground for the I/O and core logic. AGND and DGND should be connected
to a common ground area under the chip.
RST
6
Reset (Input) - When RST is low, the CS8416 enters a low power mode and all internal states are reset.
On initial power up, RST must be held low until the power supply is stable, and all input clocks are stable
in frequency and phase.
FILT
5
PLL Loop Filter (Output) - An RC network should be connected between this pin and analog ground.
For minimum PLL jitter, return the ground end of the filter network directly to AGND. See “PLL Filter” on
page 53 for more information on the PLL and the external components.
9
8
7
6
5
4
3
2
1
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
Top-Down View
28-pin QFN Package
Thermal Pad
RXP0
RXN
VA
AGND
FILT
RST
RXP4
RMCK
VD
DGND
VL
GPO0
GPO1
AD2 / GPO2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com