18

DS566F1

CS4351

4.4.1

Stand-Alone Mode

When pulled to VL the DEM pin activates the 44.1 kHz de-emphasis filter. When pulled to GND the DEM

pin turns off the de-emphasis filter.

4.4.2

Control Port Mode

The Mode Control bits selects either the 32, 44.1, or 48 kHz de-emphasis filter. Please see Section 6.2.2

for the desired de-emphasis control.

4.5

Recommended Power-Up Sequence

4.5.1

Stand-Alone Mode

1.

Hold RST low until the power supplies and configuration pins are stable, and the master and left/right

clocks are locked to the appropriate frequencies, as discussed in Section 4.2. In this state, the control

port is reset to its default settings, VQ will remain low, and VBIAS will be connected to VA.

2.

Bring RST high. The device will remain in a low power state with VQ low and will initiate the Stand-

Alone power-up sequence after approximately 512 LRCK cycles in Single-Speed Mode (1024 LRCK

cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).

4.5.2

Control Port Mode

1.

Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the

appropriate frequencies, as discussed in Section 4.2. In this state, the control port is reset to its

default settings, VQ will remain low, and VBIAS will be connected to VA.

2.

Bring RST high. The device will remain in a low power state with VQ low.

3.

Perform a control port write to the CP_EN bit prior to the completion of approximately 512 LRCK

cycles in Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in

Quad-Speed Mode). The desired register settings can be loaded while keeping the PDN bit set to 1.

4.

Set the PDN bit to 0. This will initiate the power-up sequence, which lasts approximately 50 µs when

the POPG bit is set to 0. If the POPG bit is set to 1, see Section 4.6 for a complete description of

power-up timing.

4.6

The CS4351 uses a novel technique to minimize the effects of output transients during power-up and power-

down. This technology, when used with external DC-blocking capacitors in series with the audio outputs,

minimizes the audio transients commonly produced by single-ended single-supply converters. It is activated

inside the DAC when the RST pin is toggled and requires no other external control, aside from choosing the

appropriate DC-blocking capacitors.

4.6.1

Power-Up

When the device is initially powered-up, the audio outputs, AOUTA and AOUTB, are clamped to GND.

Following a delay of approximately 1000 sample periods, each output begins to ramp toward the quies-

This gradual voltage ramping allows time for the external DC-blocking capacitors to charge to the quies-

cent voltage, minimizing audible power-up transients.