PIC16F690-ESLASHSS datasheet(40/294 Pages) MICROCHIP

40 / 294 page

PIC16F631/677/685/687/689/690

DS41262D-page 38

2.2.2.3

INTCON Register

The INTCON register, shown in Register 2-3, is a

readable and writable register, which contains the various

enable and flag bits for TMR0 register overflow, PORTA

change and external RA2/AN2/T0CKI/INT/C1OUT pin

interrupts.

Note:

Interrupt flag bits are set when an interrupt

condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit, GIE of the INTCON register.

User

software

should

ensure

the

appropriate interrupt flag bits are clear

prior to enabling an interrupt.

INTCON: INTERRUPT CONTROL REGISTER

R/W-0

R/W-x

GIE

PEIE

T0IE

INTE

RABIE(1,3)

T0IF(2)

INTF

RABIF

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

GIE: Global Interrupt Enable bit

= Enables all unmasked interrupts

= Disables all interrupts

bit 6

PEIE: Peripheral Interrupt Enable bit

= Enables all unmasked peripheral interrupts

= Disables all peripheral interrupts

bit 5

T0IE: Timer0 Overflow Interrupt Enable bit

= Enables the Timer0 interrupt

= Disables the Timer0 interrupt

bit 4

INTE: RA2/INT External Interrupt Enable bit

= Enables the RA2/INT external interrupt

= Disables the RA2/INT external interrupt

bit 3

RABIE: PORTA/PORTB Change Interrupt Enable bit(1,3)

= Enables the PORTA/PORTB change interrupt

= Disables the PORTA/PORTB change interrupt

bit 2

T0IF: Timer0 Overflow Interrupt Flag bit(2)

= TMR0 register has overflowed (must be cleared in software)

= TMR0 register did not overflow

bit 1

INTF: RA2/INT External Interrupt Flag bit

= The RA2/INT external interrupt occurred (must be cleared in software)

= The RA2/INT external interrupt did not occur

bit 0

RABIF: PORTA/PORTB Change Interrupt Flag bit

= When at least one of the PORTA or PORTB general purpose I/O pins changed state (must be

cleared in software)

= None of the PORTA or PORTB general purpose I/O pins have changed state

Note 1:

IOCA or IOCB register must also be enabled.

T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before

clearing T0IF bit.

Includes ULPWU interrupt.

PIC16F690-E/SS датащи(PDF) 40 Page - Microchip Technology

PIC16F690-E/SS датащи(HTML) 40 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL