TSA5059TS datasheet(6/24 Pages) PHILIPS

6 / 24 page

1999 Oct 05

Philips Semiconductors

Preliminary speciﬁcation

2.7 GHz I2C-bus controlled low phase

noise frequency synthesizer

TSA5059

Four open-collector output ports are provided on the IC for

general purpose; three of these can also be used as input

ports. A 3-bit ADC is also available.

The TSA5059 is controlled via the two-wire I2C-bus.

For programming, there is one 7-bit module address and

the R/W bit for selecting READ or WRITE mode. To be

able to have more than one synthesizer in an I2C-bus

system, one of four possible addresses is selected

depending on the voltage applied at pin AS (see Table 3).

The TSA5059 fulfils the fast mode I2C-bus, according to

the Philips I2C-bus specification. The I2C-bus interface is

designed in such a way that pins SCL and SDA can be

connected either to 5 or to 3.3 V pulled-up I2C-bus lines,

allowing the PLL synthesizer to be connected directly to

the bus lines of a 3.3 V microcontroller.

WRITE mode: R/W=0

After the address transmission (first byte), data bytes can

be sent to the device (see Table 1). Four data bytes are

needed to fully program the TSA5059. The bus transceiver

has an auto-increment facility that permits programming of

the TSA5059 within one single transmission

(address + 4 data bytes).

The TSA5059 can also be partly programmed on the

condition that the first data byte following the address is

byte 2 or byte 4. The meaning of the bits in the data bytes

is given in Table 1. The first bit of the first data byte

transmitted indicates whether byte 2 (first bit is logic 0) or

byte 4 (first bit is logic 1) will follow. Until an I2C-bus STOP

condition is sent by the controller, additional data bytes

can be entered without the need to re-address the device.

To allow a smooth frequency sweep for fine tuning, and

while the data of the dividing ratio of the main divider is in

data bytes 2, 3 and 4, it is necessary for changing the

frequency to send the data bytes 2 to 5 in a repeated

sending, or to finish an incomplete transmission by a

STOP condition. Repeated sending of data bytes 2 and 3

without ending the transmission does not change the

dividing ratio. To illustrate, the following data sequences

will change the dividing ratio:

• Bytes 2, 3, 4 and 5

• Bytes 4, 5, 2 and 3

• Bytes 2, 3, 4 and STOP

• Bytes 4, 5, 2 and STOP

• Bytes 2, 3 and STOP

• Bytes 2 and STOP

• Bytes 4 and STOP.

Table 1

Write data format

Note

1. MSB is transmitted first.

BYTE

DESCRIPTION

MSB(1)

LSB

CONTROL BIT

address

MA1

MA0

programmable divider

N14

N13

N12

N11

N10

programmable divider

control data

N16

N15

control data

XCE

XCS

P2/T2

P1/T1

P0/T0

TSA5059TS датащи(PDF) 6 Page - NXP Semiconductors

TSA5059TS датащи(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL