поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M68HC08 датащи(PDF) 90 Page - Freescale Semiconductor, Inc

номер детали M68HC08
подробное описание детали  Microcontrollers
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 датащи(HTML) 90 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 86Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 87Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 88Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 89Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 90Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 91Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 92Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 93Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 94Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 288 page
background image
System Integration Module (SIM)
Data Sheet
MC68HC908BD48 — Rev. 2.1
90
System Integration Module (SIM)
Freescale Semiconductor
Table 7-2 shows the internal signal names used in this section.
Table 7-1. SIM I/O Register Summary
Addr.
Register Name
Bit 7
654321
Bit 0
$FE00
SIM Break Status Register
(SBSR)
Read:
RRRRRR
SBSW
R
Write:
Note
Reset:
00000000
$FE01
SIM Reset Status
Register (SRSR)
Read:
POR
PIN
COP
ILOP
ILAD
0
0
0
Write:
POR:
10000000
$FE03
SIM Break Flag Control
Register (SBFCR)
Read:
BCFE
RRRRRRR
Write:
Reset:
0
$FE04
Interrupt Status Register 1
(INT1)
Read:
IF6
IF5
IF4
IF3
IF2
IF1
0
0
Write:
RRRRRRRR
Reset:
00000000
$FE05
Interrupt Status Register 2
(INT2)
Read:
0000
IF10
IF9
IF8
IF7
Write:
RRRRRRRR
Reset:
00000000
Note: Writing a logic 0 clears SBSW.
= Unimplemented
R
= Reserved
Table 7-2. Signal Name Conventions
Signal Name
Description
OSCXCLK
Buffered version of OSC1 from the oscillator
OSCOUT
The OSCXCLK frequency divided by two. This signal is again
divided by two in the SIM to generate the internal bus clocks.
(Bus clock = OSCXCLK divided by four)
IAB
Internal address bus
IDB
Internal data bus
PORRST
Signal from the power-on reset module to the SIM
IRST
Internal reset signal
R/W
Read/write signal



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com