поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SCF5249VM140 датащи(PDF) 7 Page - Freescale Semiconductor, Inc

номер детали SCF5249VM140
подробное описание детали  Integrated ColdFire Microprocessor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SCF5249VM140 датащи(HTML) 7 Page - Freescale Semiconductor, Inc

Back Button SCF5249VM140 Datasheet HTML 3Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 4Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 5Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 6Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 7Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 8Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 9Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 10Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 11Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 56 page
background image
SCF5249 Functional Overview
SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3
Freescale Semiconductor
7
5
SCF5249 Functional Overview
5.1
ColdFire V2 Core
The ColdFire processor Version 2 core consists of two independent, decoupled pipeline structures to
maximize performance while minimizing core size.The instruction fetch pipeline (IFP) is a two-stage
pipeline for prefetching instructions. The prefetched instruction stream is then gated into the two-stage
operand execution pipeline (OEP), which decodes the instruction, fetches the required operands, and then
executes the required function. Because the IFP and OEP pipelines are decoupled by an instruction buffer
that serves as a FIFO queue, the IFP can prefetch instructions in advance of their actual use by the OEP,
which minimizes time stalled waiting for instructions. The OEP is implemented in a two-stage pipeline
featuring a traditional RISC data path with a dual-read-ported register file feeding an arithmetic/logic unit
(ALU).
5.2
DMA Controller
The SCF5249 provides four fully programmable DMA channels for quick data transfer. Single and dual
address mode is supported with the ability to program bursting and cycle stealing. Data transfer is
selectable as 8, 16, 32, or 128-bits. Packing and unpacking is supported.
Table 2. 160 MAPBGA Ball Assignments
160 MAPBGA
Ball Number
Function
GPIO
E3
cmd_sdio2
gpio34
G4
sdata0_sdio1
gpio54
H3
RSTO/sdata2_bs2
K3
A25
gpo8
L4
QSPI_CS1
gpio24
L8
QSPI_CS3
gpio22
N8
SDRAM_CS2
gpio7
P9
EbuOut2
gpo 37
K11
BUFENb2
gpio17
G12
subr
gpio 53
F13
sfsy
gpio 52
F12
rck
gpio 51
E8
SRE
gpio11
B8
lrck3
gpio 45
E7
SWE
gpio12
A7
sclk3
gpio 49



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com