поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SCF5249VM140 датащи(PDF) 26 Page - Freescale Semiconductor, Inc

номер детали SCF5249VM140
подробное описание детали  Integrated ColdFire Microprocessor
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

SCF5249VM140 датащи(HTML) 26 Page - Freescale Semiconductor, Inc

Back Button SCF5249VM140 Datasheet HTML 22Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 23Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 24Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 25Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 26Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 27Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 28Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 29Page - Freescale Semiconductor, Inc SCF5249VM140 Datasheet HTML 30Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 56 page
background image
SCF5249 Integrated ColdFire® Microprocessor Data Sheet, Rev. 3
Signal Descriptions
Freescale Semiconductor
26
8.19.5 Processor Status
The processor status pins, PST0_GPIO59, PST1_GPIO60, PST2_GPIO61, and PST3_GPIO62, indicate
the SCF5249 processor status. During debug mode, the timing is synchronous with the processor clock
(PSTCLK) and the status is not related to the current bus transfer. .
8.20 BDM/JTAG Signals
The SCF5249 complies with the IEEE 1149.1A JTAG testing standard. The JTAG test pins are multiplexed
with background debug pins.
8.20.1 Test Clock
TCK is the dedicated JTAG test logic clock that is independent of the SCF5249 processor clock. Various
JTAG operations occur on the rising or falling edge of TCK. The internal JTAG controller logic is designed
such that holding TCK high or low for an indefinite period of time will not cause the JTAG test logic to
lose state information. If TCK will not be used, it should be tied to ground.
Table 14. Processor Status Signal Encodings
PST[3:0]
Definition
(HEX)
(BINARY)
$0
0000
Continue execution
$1
0001
Begin execution of an instruction
$2
0010
Reserved
$3
0011
Entry into user-mode
$4
0100
Begin execution of PULSE and WDDATA instructions
$5
0101
Begin execution of taken branch or Synch_PC1
$6
0110
Reserved
$7
0111
Begin execution of RTE instruction
$8
1000
Begin 1-byte data transfer on DDATA
$9
1001
Begin 2-byte data transfer on DDATA
$A
1010
Begin 3-byte data transfer on DDATA
$B
1011
Begin 4-byte data transfer on DDATA
$C
1100
Exception processing2
$D
1101
Emulator mode entry exception processing2
$E
1110
Processor is stopped, waiting for interrupt2
$F
1111
Processor is halted2
Notes:
4.
Rev. B enhancement.
5.
These encodings are asserted for multiple cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com