поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9956-VCO/PCB датащи(PDF) 17 Page - Analog Devices

номер детали AD9956-VCO/PCB
подробное описание детали  2.7 GHz DDS-Based AgileRFTM Synthesizer
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9956-VCO/PCB датащи(HTML) 17 Page - Analog Devices

Back Button AD9956-VCO/PCB Datasheet HTML 13Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 14Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 15Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 16Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 17Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 18Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 19Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 20Page - Analog Devices AD9956-VCO/PCB Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 32 page
background image
AD9956
Rev. B | Page 17 of 32
DAC
CHARGE
PUMP
REF
OSC
DDS
÷N
÷M
÷R
LPF
VCO
CML
DRIVER
PHASE FREQUENCY
DETECTOR
EXTERNAL
REFERENCE
622MHz
CLOCK1
CLOCK2
AD9956
Figure 25. Optical Networking Clock
CHARGE
PUMP
PLLREF
PLLOSC
÷N
VCO
DAC
DDS
PHASE
FREQUENCY
DETECTOR
≤650MHz
LPF
LPF
Figure 26. Direct Upconversion
APPLICATION CIRCUIT EXPLANATIONS
Dual-Clock Configuration
In this loop, M = 1, N = 16, and R = 4. The DDS tuning word is
also equal to ¼ so that the frequency of CLOCK 1’ equals the
frequency of CLOCK 1. Phase adjustments in the DDS provide
a 14-bit programmable rising edge skew capability of CLOCK
1’ with respect to CLOCK 1 (see Figure 22).
Fractional-Divider Loop
This loop offers the precise frequency division (48-bit) of the
DDS in the feedback path as well as the frequency sweeping
capability of the DDS. Programming the DDS to sweep from
24 MHz to 25 MHz sweeps the output of the VCO from
2.7 GHz to 2.6 GHz. The reference in this case is a simple
crystal (see Figure 23).
LO and Baseband Modulation Generation
Using the AD9956’s PLL section to generate an LO and the
DDS portion to generate a modulated baseband, this circuit
uses an external mixer to perform some simple modulation at
RF frequencies (see Figure 24).
Optical Networking Clock
This is the AD9956 configured as an optical networking clock.
The loop can be used to generate a 622 MHz clock for OC12.
The DDS can be programmed to output 8 kHz to serve as a base
reference for other circuits in the subsystem (see Figure 25).
Direct Upconversion
The AD9956 is configured to use the DDS as a precision refer-
ence to the PLL loop. Since the VCO is < 655 MHz, it can be
fed straight into the phase frequency detector feedback input
(with the divider enabled), as seen in Figure 26.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com