TDA8310 datasheet(13/24 Pages) PHILIPS

13 / 24 page

February 1995

Philips Semiconductors

Preliminary speciﬁcation

PAL/NTSC colour processor for

PIP applications

TDA8310

VERTICAL OUTPUT; note 17 (PIN 36)

ffr

free running frequency

−

50/60

−

flock

locking range

−

64.5

divider value not locked

−

625/525

−

lines

locking range

488

−

722

lines/

frame

VOH

HIGH level output voltage

IO = 2 mA

2.4

4.0

−

VOL

LOW level output voltage

IO =2mA

−

0.3

0.6

Isink

sink current

−−

2mA

Isource

source current

−−

2mA

pulse width

−

380

−µs

delay between the start of the vertical

sync pulse at the input and the

positive edge of the output pulse

−

37.5

−µs

SANDCASTLE PULSE OUTPUT; note18 (PIN 40)

output voltage during scan

IO = 1 mA; note 30

−−

0.9

output voltage during burst key

IO = 1 mA; note 30

4.1

−

5.2

output impedance during blanking

1.0

−−

Ω

pulse width

burst key

3.3

3.5

3.7

µs

line blanking

8.4

8.7

9.0

µs

vertical blanking

−

lines

delay of start of burst key to start of

sync

5.2

5.4

5.6

µs

Colour demodulation part

CHROMINANCE AMPLIFIER

ACCcr

ACC control range

note 19

−−

∆V

change in amplitude of the output

signals over the ACC range

−−

2dB

THRon

threshold colour killer ON

−38

−41

−44

HYSoff

hysteresis colour killer OFF

note 6

strong input signal

S/N

≥ 40 dB

noisy input signal

ACL CIRCUIT

chrominance burst ratio at which the

ACL starts to operate

2.3

−

2.7

SYMBOL

PARAMETER

CONDITIONS

MIN.

TYP.

MAX.

UNIT

TDA8310 датащи(PDF) 13 Page - NXP Semiconductors

TDA8310 датащи(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

датащи скачать

ссылки URL