поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ADIN2111BCPZ-R7 датащи(PDF) 7 Page - Analog Devices

номер детали ADIN2111BCPZ-R7
подробное описание детали  Low Complexity, 2-Port Ethernet Switch with Integrated 10BASE-T1L PHYs
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADIN2111BCPZ-R7 датащи(HTML) 7 Page - Analog Devices

Back Button ADIN2111BCPZ-R7 Datasheet HTML 3Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 4Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 5Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADIN2111BCPZ-R7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 129 page
background image
Data Sheet
ADIN2111
TIMING CHARACTERISTICS
analog.com
Rev. A | 7 of 129
POWER-UP TIMING
Table 3. Power-Up Timing
Parameter
Description
Min
Typ
Max
Unit
tRAMP
Power supply ramp time
40
ms
t1
Minimum time interval to internal power good1
20
43
ms
t2
Hardware configuration latch time
6
8
14
μs
t3
Management interface (SPI) active
50
ms
1 The minimum time interval is referenced to the last supply to reach its rising threshold. There is no specific power supply sequencing required.
Figure 2. Power-Up Timing
SPI
Table 4.
Parameter1, 2
Description
Min
Typ
Max
Unit
t1
SCLK cycle time
40
ns
t2
SCLK high time
17
ns
t3
SCLK low time
17
ns
t4
CS falling edge to SCLK rising edge setup time
17
ns
t5
Last SCLK rising edge to CS rising edge
17
ns
t6
CS high time
40
ns
t7
Data setup time
5
ns
t8
Data hold time
5
ns
t9 3
SCLK falling edge to SDO valid
12
ns
t10 3
CS rising edge to SDO tristate
15
ns
t11 3
CS falling edge to SDO valid (for readback MSB only)
12
ns
1 Guaranteed by design and characterization. Not production tested.
2 All input signals are specified with rise time (tR) = fall time (tF) = 5 ns (10% to 90% of VDDIO) and timed from a voltage level of 1.2 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com