поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADIN1300BCPZ-R7 датащи(PDF) 47 Page - Analog Devices

номер детали ADIN1300BCPZ-R7
подробное описание детали  Robust, Industrial, Low Latency and Low Power 10 Mbps, 100 Mbps, and 1 Gbps Ethernet PHY
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADIN1300BCPZ-R7 датащи(HTML) 47 Page - Analog Devices

Back Button ADIN1300BCPZ-R7 Datasheet HTML 43Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 44Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 45Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 46Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 47Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 48Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 49Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 50Page - Analog Devices ADIN1300BCPZ-R7 Datasheet HTML 51Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 96 page
background image
Data Sheet
ADIN1300
REGISTER SUMMARY
analog.com
Rev. B | 47 of 96
The MII management interface provides a 2-wire serial interface
between a host processor or MAC and the ADIN1300 allowing
access to control and status information in the subsystem and PHY
core management registers. The interface is compatible with both
IEEE Standard 802.3 Clause 22 and Clause 45 management frame
structures.
The device supplements the registers specified in IEEE Standard
802.3 with an additional set of registers that are accessed indirectly.
These registers are referred to as extended management interface
(EMI) registers. The EMI registers can be accessed using the
interface specified under Clause 45. However, for systems that
do not support this interface, an alternative access mechanism is
provided using the interface specified under Clause 22.
The PHY Core Register Summary section and the Subsystem Reg-
ister Summary section list the PHY core and subsystem registers.
The access permissions of the registers are as follows:
►
R/W: read/write
►
R: read only
►
R LL: read only, latch low
►
R LH: read only, latch high
►
R/W SC: read/write, self clear
►
R SC: read only, self clear
►
R LH SC: read only, latch high, self clear
PHY CORE REGISTER SUMMARY
The PHY core registers are made up of the following three register
groupings:
►
0x0000 to 0x000F, IEEE standard registers
►
0x0010 to 0x001F, vendor specific registers
►
PHY core EMI registers at Device Address 0x1E
The IEEE standard registers and vendor specific registers are
accessed using Clause 22 access, and the EMI registers are ac-
cessed using Clause 45 access. The ADIN1300 supports the IEEE
Clause 45 MDIO manageable device (MMD) registers associated
with EEE. These registers are all remapped to the Device Address
0x1E, so they are available at the same device address as the
rest of the PHY extended management registers. For systems that
do not support the interface specified under Clause 45, the EMI
registers can be accessed using Clause 22 access via Register
0x0010 and Register 0x0011.
The default value of some of the registers are determined by the
value of the hardware configuration pins, which are read just after
the RESET_N pin is deasserted (see the Hardware Configuration
Pins section). This allows the default operation of the ADIN1300
to be configured in unmanaged applications. The default values in
Table 32 assume the ADIN1300 is configured as follows:
►
Auto MDIX, prefer MDI
►
Autonegotiation enabled
►
All speeds advertised
►
EEE, energy detect power-down, and downspeed disabled
►
ADIN1300 is not configured to enter software power-down after
reset
►
RGMII MAC interface selected with 2 ns internal delay on RXC
and TXC
Table 32. MDIOMAP_GEPHY Register Summary
Address
Name
Description
Reset
Access
0x0000
MII_CONTROL
MII Control Register.
0x1040
R/W
0x0001
MII_STATUS
MII Status Register.
0x7949
R
0x0002
PHY_ID_1
PHY Identifier 1 Register.
0x0283
R
0x0003
PHY_ID_2
PHY Identifier 2 Register.
0xBC30
R
0x0004
AUTONEG_ADV
Autonegotiation Advertisement Register.
0x01E1
R/W
0x0005
LP_ABILITY
Autonegotiation Link Partner Base Page Ability Register.
0x0000
R
0x0006
AUTONEG_EXP
Autonegotiation Expansion Register.
0x0064
R
0x0007
TX_NEXT_PAGE
Autonegotiation Next Page Transmit Register.
0x2001
R/W
0x0008
LP_RX_NEXT_PAGE
Autonegotiation Link Partner Received Next Page Register.
0x0000
R
0x0009
MSTR_SLV_CONTROL
Master Slave Control Register.
0x0200
R/W
0x000A
MSTR_SLV_STATUS
Master Slave Status Register.
0x0000
R
0x000F
EXT_STATUS
Extended Status Register.
0x3000
R
0x0010
EXT_REG_PTR
Extended Register Pointer Register.
0x0000
R/W
0x0011
EXT_REG_DATA
Extended Register Data Register.
0x0000
R/W
0x0012
PHY_CTRL_1
PHY Control 1 Register.
0x0002
R/W
0x0013
PHY_CTRL_STATUS_1
PHY Control Status 1 Register.
0x1041
R/W
0x0014
RX_ERR_CNT
Receive Error Count Register.
0x0000
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com