поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8540CPX667JC датащи(PDF) 18 Page - Freescale Semiconductor, Inc

номер детали MPC8540CPX667JC
подробное описание детали  Integrated Processor Hardware Specifications
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8540CPX667JC датащи(HTML) 18 Page - Freescale Semiconductor, Inc

Back Button MPC8540CPX667JC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8540CPX667JC Datasheet HTML 22Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 104 page
background image
MPC8540 Integrated Processor Hardware Specifications, Rev. 4
18
Freescale Semiconductor
DDR SDRAM
Figure 3. DDR SDRAM Interface Input Timing
6.2.2 DDR SDRAM Output AC Timing Specifications
For chip selects MCS1 and MCS2, there will always be at least 200 DDR memory clocks coming out of
self-refresh after an HRESET before a precharge occurs. This will not necessarily be the case for chip
selects MCS0 and MCS3.
6.2.2.1
DLL Enabled Mode
Table 16 and Table 17 provide the output AC timing specifications and measurement conditions for the
DDR SDRAM interface with the DDR DLL enabled.
Table 16. DDR SDRAM Output AC Timing Specifications–DLL Mode
At recommended operating conditions with GVDD of 2.5 V ± 5%.
Parameter
Symbol 1
Min
Max
Unit
Notes
MCK[n] cycle time, (MCK[n]/MCK[n] crossing)
tMCK
610
ns
2
On chip Clock Skew
tMCKSKEW
150
ps
3, 8
MCK[n] duty cycle
tMCKH/tMCK
45
55
%
8
ADDR/CMD output valid
tDDKHOV
—3
ns
4, 9
ADDR/CMD output invalid
tDDKHOX
1—
ns
4, 9
Write CMD to first MDQS capture edge
tDDSHMH
tMCK + 1.5
tMCK + 4.0
ns
5
MDQ/MECC/MDM output setup with respect to
MDQS
333 MHz
266 MHz
200 MHz
tDDKHDS,
tDDKLDS
900
1100
1200
—ps
6, 9
MDQ/MECC/MDM output hold with respect to
MDQS
333 MHz
266 MHz
200 MHz
tDDKHDX,
tDDKLDX
900
1100
1200
—ps
6, 9
MDQS preamble start
tDDSHMP
0.75
× t
MCK + 1.5
0.75
× t
MCK + 4.0
ns
7, 8
MDQS[n]
MDQ[n]
tDISKEW
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com