 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DSP56F802 датащи(PDF) 8 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56F802 датащи(HTML) 8 Page - Freescale Semiconductor, Inc |
|
|
8 / 40 page  56F802 Technical Data, Rev. 9 8 Freescale Semiconductor Part 2 Signal/Connection Descriptions 2.1 Introduction The input and output signals of the 56F802 are organized into functional groups, as shown in Table 2-1 and as illustrated in Figure 2-1. In Table 2-2 through Table 2-10, each table row describes the signal or signals present on a pin. Table 2-1 Functional Group Pin Allocations Functional Group Number of Pins Detailed Description Power (VDD or VDDA) 3 Table 2-2 Ground (VSS, VSSA, TCS) 4 Table 2-3 Supply Capacitors 2 Table 2-4 Program Control 1 Table 2-5 Pulse Width Modulator (PWM) Port and Fault Input 7 Table 2-6 Serial Communications Interface (SCI) Port1 1. Alternately, GPIO pins 2 Table 2-7 Analog-to-Digital Converter (ADC) Port (including VREF) 6 Table 2-8 Quad Timer Module Port 2 Table 2-9 JTAG/On-Chip Emulation (OnCE) 5 Table 2-10 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
