поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F276 датащи(PDF) 212 Page - STMicroelectronics

номер детали ST10F276
подробное описание детали  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276 датащи(HTML) 212 Page - STMicroelectronics

Back Button ST10F276 Datasheet HTML 208Page - STMicroelectronics ST10F276 Datasheet HTML 209Page - STMicroelectronics ST10F276 Datasheet HTML 210Page - STMicroelectronics ST10F276 Datasheet HTML 211Page - STMicroelectronics ST10F276 Datasheet HTML 212Page - STMicroelectronics ST10F276 Datasheet HTML 213Page - STMicroelectronics ST10F276 Datasheet HTML 214Page - STMicroelectronics ST10F276 Datasheet HTML 215Page - STMicroelectronics ST10F276 Datasheet HTML 216Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 212 / 229 page
background image
Electrical characteristics
ST10F276
212/229
23.8.19
Demultiplexed bus
VDD = 5V ±10%, VSS = 0V, TA = –40 to +125°C, CL = 50pF,
ALE cycle time = 4 TCL + 2tA + tC + tF (50ns at 40 MHz CPU clock without wait states).
Table 105.
Demultiplexed bus
Symbol
Parameter
FCPU = 40 MHz
TCL = 12.5ns
Variable CPU clock
1/2 TCL = 1 to 64 MHz
Min.
Max.
Min.
Max.
t5
CC ALE high time
4 +
t
A
–
TCL – 8.5
+ t
A
–
ns
t6
CC Address setup to ALE
1.5 +
t
A
–
TCL – 11 +
t
A
–
ns
t80
CC
Address/Unlatched CS
setup to RD, WR
(with RW-delay)
12.5 +
2t
A
–
2TCL – 12.5 +
2t
A
–
ns
t81
CC
Address/Unlatched CS
setup to RD, WR
(no RW-delay)
0.5 +
2t
A
–
TCL – 12 +
2t
A
–
ns
t12
CC
RD, WR low time
(with RW-delay)
15.5 +
t
C
–
2TCL – 9.5 +
t
C
–
ns
t13
CC
RD, WR low time
(no RW-delay)
28 +
t
C
–
3TCL – 9.5 +
t
C
–
ns
t14
SR
RD to valid data in
(with RW-delay)
–6 +
t
C
–
2TCL – 19 +
t
C
ns
t15
SR
RD to valid data in
(no RW-delay)
–
18.5 +
t
C
–
3TCL – 19 +
t
C
ns
t16
SR ALE low to valid data in
–
17.5 +
t
A + tC
–
3TCL – 20 +
t
A + tC
ns
t17
SR
Address/Unlatched CS
to valid data in
–
20 + 2
t
A + tC
–
4TCL – 30 + 2
t
A +
t
C
ns
t18
SR
Data hold after RD
rising edge
0–
0
–
ns
t20
SR
Data float after RD
rising edge
(with RW-delay)3(1)
–
16.5 +
t
F
–
2TCL – 8.5 +
t
F +
2
t
A
ns
t21
SR
Data float after RD
rising edge (no RW-
delay) 1
–4 +
t
F
–
TCL – 8.5 +
t
F + 2tA
ns
t22
CC Data valid to WR
10 +
t
C
–
2TCL – 15 +
t
C
–
ns
t24
CC Data hold after WR
4 +
t
F
–
TCL – 8.5 +
t
F
–
ns
t26
CC
ALE rising edge after
RD, WR
–10 +
t
F
–
–10 +
t
F
–
ns
t28
CC
Address/Unlatched CS
hold after RD, WR (2)
0 +
t
F
–0 +
t
F
–
ns
t28h CC
Address/Unlatched CS
hold after WRH
– 5 +
t
F
–
– 5 +
t
F
–
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com