поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PCD5002A датащи(PDF) 39 Page - NXP Semiconductors

номер детали PCD5002A
подробное описание детали  Enhanced Pager Decoder for APOC1/POCSAG
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCD5002A датащи(HTML) 39 Page - NXP Semiconductors

Back Button PCD5002A Datasheet HTML 35Page - NXP Semiconductors PCD5002A Datasheet HTML 36Page - NXP Semiconductors PCD5002A Datasheet HTML 37Page - NXP Semiconductors PCD5002A Datasheet HTML 38Page - NXP Semiconductors PCD5002A Datasheet HTML 39Page - NXP Semiconductors PCD5002A Datasheet HTML 40Page - NXP Semiconductors PCD5002A Datasheet HTML 41Page - NXP Semiconductors PCD5002A Datasheet HTML 42Page - NXP Semiconductors PCD5002A Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 48 page
background image
1999 Jan 08
39
Philips Semiconductors
Product specification
Enhanced Pager Decoder for
APOC1/POCSAG
PCD5002A
Receiver control
tRXT
RXE and ROE transition time
CL =5pF
100
ns
tRXON
RXE establishment time
(nominal values: actual duration
is bit rate dependent, see
Table 25)
SPF byte 01H; bits
D1 and D0=00
5
ms
D1 and D0=01
10
ms
D1 and D0=10
15
ms
D1 and D0=11
30
ms
tROON
ROE establishment time
(nominal values: actual duration
is bit rate dependent, see
Table 25)
SPF byte 01H; bits
D3 and D2=00
20
ms
D3 and D2=01
30
ms
D3 and D2=10
40
ms
D3 and D2=11
50
ms
I2C-bus interface
fSCL
SCL clock frequency
0
100
kHz
tLOW
SCL clock low period
4.7
−−µs
tHIGH
SCL clock HIGH period
4.0
−−µs
tSU;DAT
data set-up time
250
−−
ns
tHD;DAT
data hold time
500
−−
ns
tr
SDA and SCL rise time
−−
1000
ns
tf
SDA and SCL fall time
−−
300
ns
CB
capacitive bus line load
−−
400
pF
tSU;STA
START condition set-up time
4.7
−−µs
tHD;STA
START condition hold time
4.0
−−µs
tSU;STO
STOP condition set-up time
4.0
−−µs
Reset
tRST
external reset duration
50
−−µs
tRSU
set-up time after reset
oscillator running
−−
105
µs
tOSU
set-up time after switch-on
oscillator running
−−
4ms
Data input
tTDI
data input transition time
see Fig.15
−−
100
µs
tDI1
data input logic 1 duration
see Fig.15
tBIT
−∞
tDI0
data input logic 0 duration
see Fig.15
tBIT
−∞
POCSAG data timing (512 bits/s)
fDI
data input rate
SPF byte 01H; D5 = 0; D4 = 0
512
bits/s
tBIT
bit duration
1.9531
ms
tCW
code-word duration
62.5
ms
tPA
preamble duration
1125
−−
ms
tBAT
batch duration
1062.5
ms
SYMBOLS
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com