поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC1933C датащи(PDF) 14 Page - Power Integrations, Inc.

номер детали SC1933C
подробное описание детали  Off-Line CV/CC QR Flyback Switcher IC with Integrated Primary Switch, Synchronous Rectification and FluxLink Feedback
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  POWERINT [Power Integrations, Inc.]
домашняя страница  http://www.powerint.com
Logo POWERINT - Power Integrations, Inc.

SC1933C датащи(HTML) 14 Page - Power Integrations, Inc.

Back Button SC1933C Datasheet HTML 10Page - Power Integrations, Inc. SC1933C Datasheet HTML 11Page - Power Integrations, Inc. SC1933C Datasheet HTML 12Page - Power Integrations, Inc. SC1933C Datasheet HTML 13Page - Power Integrations, Inc. SC1933C Datasheet HTML 14Page - Power Integrations, Inc. SC1933C Datasheet HTML 15Page - Power Integrations, Inc. SC1933C Datasheet HTML 16Page - Power Integrations, Inc. SC1933C Datasheet HTML 17Page - Power Integrations, Inc. SC1933C Datasheet HTML 18Page - Power Integrations, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 28 page
background image
Rev. C 11/18
14
SC1933C/SC1936C
www.power.com
Figure 13. Fast AC Reset Configuration.
Recommendations for Circuit Board Layout
See Figure 14 for a recommended circuit board layout for an
SC1933C/SC1936C based power supply.
Single-Point Grounding
Use a single-point ground connection from the input filter capacitor to
the area of copper connected to the SOURCE pins.
Bypass Capacitors
The PRIMARY BYPASS and SECONDARY BYPASS pin capacitor must
be located directly adjacent to the PRIMARY BYPASS-SOURCE and
SECONDARY BYPASS-SECONDARY GROUND pins respectively and
connections to these capacitors should be routed with short traces.
Primary Loop Area
The area of the primary loop that connects the input filter capacitor,
transformer primary and IC should be kept as small as possible.
Primary Clamp Circuit
A clamp is used to limit peak voltage on the DRAIN pin at turn-off.
This can be achieved by using an RCD clamp or a Zener diode
(~200 V) and diode clamp across the primary winding. To reduce
EMI, minimize the loop from the clamp components to the
transformer and IC.
Thermal Considerations
The SOURCE pin is internally connected to the IC lead frame and
provides the main path to remove heat from the device. Therefore
the SOURCE pin should be connected to a copper area underneath
the IC to act not only as a single point ground, but also as a heat
sink. As this area is connected to the quiet source node, it can be
maximized for good heat sinking without compromising EMI
performance. Similarly for the output SR FET, maximize the PCB area
connected to the pins on the package through which heat is
dissipated from the SR FET.
Sufficient copper area should be provided on the board to keep the
IC temperature safely below the absolute maximum limits. It is
recommended that the copper area provided for the copper plane on
which the SOURCE pin of the IC is soldered is sufficiently large to
keep the IC temperature below 85 °C when operating the power
supply at full rated load and at the lowest rated input AC supply
voltage.
Y Capacitor
The Y capacitor should be placed directly between the primary input
filter capacitor positive terminal and the output positive or return
terminal of the transformer secondary. This routes high amplitude
common mode surge currents away from the IC.
Note – if an input pi-filter (C, L, C) EMI filter is used then the inductor
in the filter should be placed between the negative terminals of the
input filter capacitors.
Output SR FET
For best performance, the area of the loop connecting the secondary
winding, the output SR FET and the output filter capacitor should be
minimized.
ESD
Sufficient clearance should be maintained (>8 mm) between the
primary-side and secondary-side circuits to enable easy compliance
with any ESD / hi-pot requirements.
The spark gap is best placed directly between output positive rail and
one of the AC inputs. In this configuration a 6.5 mm (however
smaller than 6.5 mm spark gaps also may be possible based on the
application, please check with concerned safety engineer or safety
regulation agency) spark gap is often sufficient to meet the creepage
and clearance requirements of many applicable safety standards.
This is less than the primary to secondary spacing because the
voltage across spark gap does not exceed the peak of the AC input.
Drain Node
The drain switching node is the dominant noise generator. As such
the components connected the drain node should be placed close to
the IC and away from sensitive feedback circuits. The clamp circuit
components should be located physically away from the PRIMARY
BYPASS pin and trace lengths minimized.
The loop area of the loop comprising of the input rectifier filter
capacitor, the primary winding and the IC primary-side switch should
be kept as small as possible.
PI-8408a-102218
Secondary
Control IC
SR FET
Primary FET
and Controller
D
V
S
IS
VOUT
BPP
C
S
100 nF
SC1933C/36C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com