LP8733 datasheet(6/86 Pages) TI

6 / 86 page

6.4 Thermal Information

THERMAL METRIC(1)

LP8733xx

UNIT

RHD (VQFN)

28 PINS

RθJA

Junction-to-ambient thermal resistance

36.7

°C/W

RθJCtop

Junction-to-case (top) thermal resistance

26.6

°C/W

RθJB

Junction-to-board thermal resistance

8.9

°C/W

ψJT

Junction-to-top characterization parameter

0.4

°C/W

ψJB

Junction-to-board characterization parameter

8.8

°C/W

RθJCbot

Junction-to-case (bottom) thermal resistance

2.2

°C/W

(1)

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

note.

6.5 Electrical Characteristics

Limits apply over the junction temperature range –40°C ≤ TJ ≤ +140°C, specified VVANA, VVIN_Bx, VVIN_LDOx, VVOUT_Bx,

VVOUT_LDOx and IOUT range, unless otherwise noted. Typical values are at TJ = 25°C, VVANA = VVIN_Bx = VVIN_LDOx = 3.7 V,

and VOUT = 1 V, unless otherwise noted(1) (2).

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

EXTERNAL COMPONENTS

CIN_BUCK

Input filtering

capacitance for buck

regulators

Effective capacitance, connected from VIN_Bx

to PGND_Bx

1.9

µF

COUT_BUCK

Output filtering

capacitance for buck

regulators

Effective capacitance per phase

500

µF

CPOL_BUCK

Point-of-load (POL)

capacitance for buck

regulators

Optional POL capacitance

µF

COUT-

TOTAL_BUCK

Buck output capacitance,

total (local and POL)

Total output capacitance per phase

500

µF

CIN_LDO

Input filtering

capacitance for LDO

regulators

Effective capacitance, connected from

VIN_LDOx to AGND. CIN_LDO must be at least

two times larger than COUT_LDO

0.6

2.2

µF

COUT_LDO

Output filtering

capacitance for LDO

regulators

Effective capacitance

0.4

2.7

µF

ESRC

Input and output

capacitor ESR

[1-10] MHz

mΩ

Inductor

Inductance of the inductor

0.47

µH

–30%

30%

DCRL

Inductor DCR

mΩ

BUCK REGULATORS

V(VIN_Bx),

V(VANA)

Input voltage range

VIN_Bx and VANA pins must be connected to

the same supply line

2.8

3.7

5.5

VOUT_Bx

Output voltage

Programmable voltage range

0.7

3.36

Step size, 0.7 V ≤ VOUT < 0.73 V

Step size, 0.73 V ≤ VOUT < 1.4 V

Step size, 1.4 V ≤ VOUT ≤ 3.36 V

IOUT_Bx

Output current

Output current, single-phase output

3(3)

Output current, dual-phase output

6(3)

Input and Output voltage

difference

Minimum voltage between V(VIN_Bx) and

VOUT to fulfill the electrical characteristics

0.8

LP8733

SNVSBK2A – SEPTEMBER 2019 – REVISED JUNE 2021

www.ti.com

Submit Document Feedback

Product Folder Links: LP8733

LP8733 датащи(PDF) 6 Page - Texas Instruments

LP8733 датащи(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL