поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT83C24B датащи(PDF) 11 Page - ATMEL Corporation

номер детали AT83C24B
подробное описание детали  Smart Card Reader Interface with Power Management
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT83C24B датащи(HTML) 11 Page - ATMEL Corporation

Back Button AT83C24B Datasheet HTML 7Page - ATMEL Corporation AT83C24B Datasheet HTML 8Page - ATMEL Corporation AT83C24B Datasheet HTML 9Page - ATMEL Corporation AT83C24B Datasheet HTML 10Page - ATMEL Corporation AT83C24B Datasheet HTML 11Page - ATMEL Corporation AT83C24B Datasheet HTML 12Page - ATMEL Corporation AT83C24B Datasheet HTML 13Page - ATMEL Corporation AT83C24B Datasheet HTML 14Page - ATMEL Corporation AT83C24B Datasheet HTML 15Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 42 page
background image
11
4234F–SCR–10/05
AT83C24
CIO, CC4, CC8 Controller
The CIO, CC4, CC8 output pins are driven respectively by CARDIO, CARDC4, CARDC8 bits
values or by I/O, C4, C8 signal pins. This selection depends of the IODIS bit value. If IODIS is
reset, data are bidirectional between respectively I/O, C4, C8 pins and CIO, CC4, CC8 pins.
Figure 5. CIO, CC4, CC8 Block Diagram
IO and CIO pins are linked together through the on chip level shifters if IODIS bit=0 in INTER-
FACE register. This is done automatically during an hardware activation.
Their iddle level are 1. With IO high, CIO is pulled up.
The same behavior is applicable on C4/ CC4 and C8/ CC8 pins.
The maximum frequency on those lines depends on CLK frequency (3 clock rising edges to
transfer). With CLK=27MHz, the maximum frequency on this line is 1.5MHz.
Due to the minimum transfer delay allowed for NDS applications, the CLK minimum frequency is
18MHz.
Clock Controller
The clock controller generates two clocks (as shown in Figure 6 and Figure 7):
1.
a clock for the CCLK: Four different sources can be used: CLK pin, DCCLK signal,
CARDCK bit or A2/CK pin (in transparent mode).
2.
a clock for DC/DC converter.
CIO
0
1
0
1
CARDIO bit
CC4
CC8
0
1
CARDC8 bit
IODIS bit
CARDC4 bit
I/O
C4
C8
CVCC
CVCC
CVCC
EVCC
EVCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com