поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT45DB642D датащи(PDF) 23 Page - ATMEL Corporation

номер детали AT45DB642D
подробное описание детали  64-megabit 2.7-volt Dual-interface DataFlash
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT45DB642D датащи(HTML) 23 Page - ATMEL Corporation

Back Button AT45DB642D Datasheet HTML 19Page - ATMEL Corporation AT45DB642D Datasheet HTML 20Page - ATMEL Corporation AT45DB642D Datasheet HTML 21Page - ATMEL Corporation AT45DB642D Datasheet HTML 22Page - ATMEL Corporation AT45DB642D Datasheet HTML 23Page - ATMEL Corporation AT45DB642D Datasheet HTML 24Page - ATMEL Corporation AT45DB642D Datasheet HTML 25Page - ATMEL Corporation AT45DB642D Datasheet HTML 26Page - ATMEL Corporation AT45DB642D Datasheet HTML 27Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 55 page
background image
23
3542F–DFLASH–09/06
AT45DB642D
If a sector is programmed or reprogrammed sequentially page by page, then the programming
algorithm shown in Figure 26-1 (page 48) is recommended. Otherwise, if multiple bytes in a
page or several pages are programmed randomly in a sector, then the programming algorithm
shown in Figure 26-2 (page 49) is recommended. Each page within a sector must be
updated/rewritten at least once within every 10,000 cumulative page erase/program operations
in that sector.
11.4
Status Register Read
The status register can be used to determine the device’s ready/busy status, page size, a Main
Memory Page to Buffer Compare operation result, the Sector Protection status or the device
density. To read the status register, an opcode of D7H must be loaded into the device. After the
opcode is clocked in, the 1-byte status register will be clocked out on the output pins (SO or
I/O7 - I/O0), starting with the next clock cycle. In case of applications with 8-bit interface, opcode
D7H and two dummy clock cycles should be used. When using the serial interface, the data in
the status register, starting with the MSB (bit 7), will be clocked out on the SO pin during the next
eight clock cycles. After the one byte of the status register has been clocked out, the sequence
will repeat itself (as long as CS remains low and SCK/CLK is being toggled). The data in the sta-
tus register is constantly updated, so each repeating sequence will output new data.
Ready/busy status is indicated using bit 7 of the status register. If bit 7 is a 1, then the device is
not busy and is ready to accept the next command. If bit 7 is a 0, then the device is in a busy
state. Since the data in the status register is constantly updated, the user must toggle SCK/CLK
pin to check the ready/busy status. There are several operations that can cause the device to be
in a busy state: Main Memory Page to Buffer Transfer, Main Memory Page to Buffer Compare,
Buffer to Main Memory Page Program, Main Memory Page Program through Buffer, Page
Erase, Block Erase, Sector Erase, Chip Erase and Auto Page Rewrite.
The result of the most recent Main Memory Page to Buffer Compare operation is indicated using
bit 6 of the status register. If bit 6 is a 0, then the data in the main memory page matches the
data in the buffer. If bit 6 is a 1, then at least one bit of the data in the main memory page does
not match the data in the buffer.
Bit 1 in the Status Register is used to provide information to the user whether or not the sector
protection has been enabled or disabled, either by software-controlled method or hardware-con-
trolled method. A logic 1 indicates that sector protection has been enabled and logic 0 indicates
that sector protection has been disabled.
Bit 0 in the Status Register indicates whether the page size of the main memory array is config-
ured for “power of 2” binary page size (1024 bytes) or standard DataFlash page size
(1056 bytes). If bit 0 is a 1, then the page size is set to 1024 bytes. If bit 0 is a 0, then the page
size is set to 1056 bytes.
The device density is indicated using bits 5, 4, 3, and 2 of the status register. For the
AT45DB642D, the four bits are 1111 The decimal value of these four binary bits does not equate
to the device density; the four bits represent a combinational code relating to differing densities
of DataFlash devices. The device density is not the same as the density code indicated in the
JEDEC device ID information. The device density is provided only for backward compatibility.
Table 11-1.
Status Register Format
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RDY/BUSY
COMP
1
1
1
1
PROTECT
PAGE SIZE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com